8XC196LX Microcontroller Family
Family Overview
Intel has developed an entire product family designed for cost sensitive 16-bit automotive applications. Based on the MCS® 96 microcontroller architecture, the 8XC196LX family expands upon the advantages of the industries most widely accepted 16-bit architecture. Through cost effective integration, low cost world class manufacturing processes and application tuned feature sets, the 8XC196LX family addresses the cost sensitive concerns of automotive's maturing electronic systems such as anti-lock braking systems, traction control systems and multi-airbag systems.
The 87C196LB integrates the SAE Class B communication standard J1850 protocol. In addition, both it and the 87C196LA feature a phase lock loop (PLL) and a programmable oscillator output pin to lower the cost and count of resonators. The 83C196LC and 83C196LD are targeted at the most cost sensitive anti-lock braking system applications via a feature list tuned specifically for that market segment.
Products
|
87C196LA |
Integrated 16-bit microcontroller featuring 20 KB OTP, PLL and enhanced SSIO |
87C196LB |
Integrated 16-bit microcontroller featuring 24 KB OTP, PLL, eSSIO and integrated J1850 |
83C196LC | Low cost 16-bit microcontroller with 32 KB ROM |
83C196LD | Low cost 16-bit microcontroller with 16 KB ROM |
System Benefits of the 8XC196LX Product Family
Each 8XC196LX family member enables significant system cost savings. The lowest cost members, 83C196LC and 83C196LD, are fully compatible ROM compliments to the existing 87C196JT and 87C196JR respectively. However, the LC and LD feature sets were tuned specifically for low-cost ABS. As a result, these products feature an enhanced synchronous serial port (eSSIO) for more flexible communication to other devices such as SPI and a reset source indicator (Reset SFR) for quick identification of reset sources. More significantly, both products strip out the analog to digital converter (A2D) to achieve optimum die size for those applications where the A2D function is performed on a device other than the performance microcontroller.
Like the LC and LD, the LA and LB offer the advantage of complete compatibility to existing MCS 96 microcontroller devices. While the LC and LD optimize the microcontroller to its bare essentials the LA and LB enable system cost savings through cost effective integration. With the LB's integrated J1850 module, J1850 can now be added to the system at roughly 2/3 the cost of current implementations. In addition, integrated J1850 saves board space and interconnect cost. An on-chip Phase-Lock Loop (PLL) circuit enables an 8 MHz resonator to achieve the same internal clock speed as a more costly 16 MHz resonator in previous applications. A programmable oscillator output pin (OSCOUT) can drive another device where a separate resonator was required in the past. Both devices feature the same eSSIO as the LC and LD. Finally, the use of discrete resistors can be avoided through the devices "reset low" port reset state.
Typical System Diagram without 87C196LB
Typical System Diagram with 87C196LB
87C196LA and 87C196LB Microcontrollers
Product Overview
The 87C196LB is a high performance 16-bit microcontroller with integrated J1850. The product's feature set is well tuned for the demands of such real-time event control applications as ABS, traction control and airbag systems. In addition to the standard 16 MHz offering, the product is also available in a 20 MHz version, offering 25% more performance than the standard product.
The 87C196LB expands upon the industries most widely accepted architecture; MCS 96 microcontroller. With the addition of the LB, designers now have the capability of moving from a standard, non-protocol integrated product, to a J1850 integrated product, to a CAN integrated product while maintaining code legacy.
The cost effective on-chip OTPROM allows for quicker time to market and increased manufacturing flexibility.
The 87C196LA is a lower memory count version of the 87196LB without J1850.
|