[INTEL NAVIGATION HEADER]


AP-479 Pentium(R) Processor Clock Design

The Pentium(R) processor, 82496 Cache Controller, and 82491 Cache SRAM form a CPU-Cache core or chip set. Along with a memory bus controller (MBC), the chip set provides a CPU-like interface for many types of memory buses.

This application note is intended for system designers concerned with clock generation and distribution for the Pentium processor and CPU-Cache chip set based systems. It reflects data collected from several quarters of characterization of the Pentium processor and experience with some of the clock driver devices, as well. This application note gives readers a good understanding of the issues and solutions of high speed clocking, particularly that for the Pentium processor. The reader should be familiar with the Pentium processor and CPU-Cache chip set electrical and mechanical specifications, Clock Design in 50 MHz Intel486(TM) Systems, and transmission line theory.


24157402.PDF 516347 bytes
24157402.pdf



Legal Stuff © 1997 Intel Corporation

Free Web Hosting