

AP-485

APPLICATION NOTE

Intel Processor Identification and the CPUID Instruction

December 1996

Order Number: 241618-005

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

The Pentium® and Pentium Pro processors may contain design defects or errors known as errata. Current characterized errata are available on request.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel may make changes to specifications and product descriptions at any time, without notice.

*Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641 or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996



CONTENTS

PAGE	PAGE
1.0. INTRODUCTION	3.4. Cache Size and Format Information9 3.5. Output Example11
2.0. DETECTING THE CPUID INSTRUCTION 5	4.0. USAGE GUIDELINES12
3.0. OUTPUTS OF THE CPUID INSTRUCTION 6	5.0. PROPER IDENTIFICATION SEQUENCE13
3.1. Vendor-ID String7	6.0. USAGE PROGRAM EXAMPLE14
3.2. Processor Signature7	0.U. USAGE PROGRAM EXAMPLE14
3.3 Feature Flags 0	

AP-485



REVISION HISTORY

Revision	Revision History	Date
-001	Original Issue.	05/93
-002	Modified Table 2. Intel486 ™ and Pentium® Processor Signatures	10/93
-003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors, and feature flag information updated.	09/94
-004	Updated with Pentium Pro and OverDrive processors information. Modified Tables 1, 3 and 5. Inserted Tables 6, 7 and 8. Inserted Section 3.4. and 3.5.	1295
-005	Added Figures 1 and 3. Added Endnotes 1 and 2. Modified Figure 2. Added Assembly code ex in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX ™ technology. Modified Figure 6.0.	11/96



1.0. INTRODUCTION

As the Intel Architecture evolves, with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386 $^{\text{Im}}$, Intel486 $^{\text{Im}}$, Pentium processors, Pentium processors with MMX technology, Pentium OverDrive processors with MMX technology, Pentium Proprocessors with MMX technology, Pentium Proprocessors and P6 family processors with MMX technology), it is essential that Intel provides an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- Later, with the advent of the Intel386 processor, Intel implemented processor signature identification which provided the processor family, model, and stepping numbers to software, but only upon reset.
- As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

The evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models that have differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This Application Note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

1.1. Update Support

You can obtain new Intel processor signature and feature bits information from the user's manual, programmer's reference manual or appropriate documentation for a processor. In addition, you can

receive updated versions of the programming examples included in this application note; contact your Intel representative for more information.

2.0. DETECTING THE CPUID INSTRUCTION

Starting with the Intel486 family and subsequent Intel processors, Intel provides a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable. ¹ See Figure 1.




Figure 1. Flag Register Evolution

The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the Flags, Eflags register. The program examples at the end of this Application Note show how you use the PUSHFD instruction to read and

Footnotes

Only in some Intel486 and succeeding processors. Bit 21 in the Intel386 processor's Eflag register cannot be changed by software, and the Intel386 cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.



the POPFD instruction to change the value of the ID flag.

3.0. OUTPUTS OF THE CPUID INSTRUCTION

Figure 2 summarizes the outputs of the CPUID instruction.

The function of the CPUID instruction is fully dependent upon the contents of the EAX register. This means, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register (see Table 1). In order to determine the highest acceptable value for the

EAX register input and CPUID operation, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows:

MOV EAX, 00H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use a EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value. The values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.




Figure 2. CPUID Instruction Outputs



Table 1.	Effects of EAX Contents on CPUID
	Instruction Output

Parameter	Outputs of CPUID
EAX = 0	EAX ← Highest value recognized by CPUID instruction
	EBX:EDX:ECX ← Vendor identification string
EAX = 1	EAX ← Processor signature
	EDX ← Feature flags
	EBX:ECX ← Intel reserved (Do not use.)
EAX = 2	EAX:EBX:ECX:EDX ← Processor configuration parameters
3 ≤ EAX ≤ highest value	Intel reserved
EAX > highest value	$\begin{array}{l} EAX:EBX:ECX:EDX \leftarrow Undefined \\ (Do\ not\ use.) \end{array}$

3.1. Vendor-ID String

In addition to returning the highest value in the EAX register, the Intel Vendor-ID string can be simultaneously verified as well. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 2). These registers contain the ASCII string:

GenuineIntel

While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. So the presence of the GenuineIntel string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

3.2. Processor Signature

Beginning with the Intel486 processor family, the processor will return a processor identification signature value after reset in the EDX register (see Figure 3).



Figure 3. EDX Register Value after RESET

Processors that implement the CPUID instruction also return the processor identification signature after reset; however, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3 shows the format of the signature for the Intel486, Pentium and Pentium Pro processor families. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 2. Table 3 shows the values returned in the EAX register currently defined for these processors. (The high-order 18 bits are undefined and reserved.)

The processor type, specified in bit positions 12 and 13 of Table 2, indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system). Table 2 shows the processor type values returned in bits 12 and 13 of the EAX register.

Table 2. Processor Type (Bit Positions 13 and 12)

Value	Description	
00	Original OEM processor	
01	OverDrive® Processor	
10	Dual processor	
11	Intel reserved (Do not use.)	

The family values, specified in bit positions 8 through 11, indicates whether the processor belongs to the Intel386, Intel486, Pentium or Pentium Pro family of processors.

The model number, specified in bits 4 though 7, indicates the processor's family model number, while the stepping number in bits 0 through 3 indicates the revision number of that model.

Older versions of Intel486 SX, Intel486 DX and IntelDX2 processors do not support the CPUID instruction, 2 so they can only return the processor signature at reset. Refer to Table 3 to determine which processors support the CPUID instruction.

Footnotes

² All Intel486 SL Enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 3.



Table 3. Intel486[™], Pentium[®] Processor Family, OverDrive [®] and Pentium[®] Pro Processor Signatures

Type	Family	Model	Stepping	Description
00	0100	0000 and 0001	XXXX (1)	Intel486™ DX Processors
00	0100	0010	XXXX (1)	Intel486 SX Processors
00	0100	0011	XXXX (1)	Intel487 Processors
00	0100	0011	XXXX (1)	IntelDX2™ Processors
00	0100	0011	XXXX (1)	IntelDX2 OverDrive ® Processors
00	0100	0100	XXXX (3)	Intel486 SL Processor
00	0100	0101	XXXX (1)	IntelSX2™ Processors
00	0100	0111	XXXX (3)	Write-Back Enhanced IntelDX2 Processors
00	0100	1000	XXXX (3)	IntelDX4™ Processors
00, 01	0100	1000	XXXX (3)	IntelDX4 OverDrive Processors
00	0101	0001	XXXX (2)	Pentium® Processors (60, 66)
00	0101	0010	XXXX (2)	Pentium Processors (75, 90, 100, 120, 133, 150, 166, 200)
00	0101	0001	XXXX (2)	Pentium OverDrive Processor for Pentium Processor (60, 66)
00	0101	0010	XXXX (2)	Pentium OverDrive Processor for Pentium Processor (75, 90, 100, 120, 133)
01	0101	0011	XXXX (2)	Pentium OverDrive Processors for Intel486 CPU-based systems
00	0101	0100	XXXX (2)	Pentium Processor with MMX ™ Technology (166, 200)
01	0101	0100	XXXX ⁽²⁾	Reserved for a future OverDrive processor with MMX™ Technology for Pentium Processor (75-200)
00	0110	0001	XXXX (2)	Pentium Pro Processor
00	0110	0011	XXXX (2)	P6 Family Processor with MMX Technology
01	0110	0011	xxxx	Reserved for a future OverDrive Processor for Pentium Pro Processor

NOTES:

- 1. This processor does not implement the CPUID instruction.
- 2. Refer to the Intel486® Family documentation, or the *Pentium[®] Processor Specification Update* (Order Number 242480), or the *Pentium[®] Pro Processor Specification Update* (Order Number 242689) for the latest list of stepping numbers.
- 3. Stepping 3 implements the CPUID instruction.



Figure 4 shows the format of the processor signature for Intel386 processors, which are different from other processors. Table 4 shows the values currently defined for these Intel386 processors.

3.3. Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor signature in the EAX register) loads the EDX register with the feature flags. The current feature flags (when Flag = 1) indicate what features the processor supports. However, in future feature flags, a value of one may indicate a feature has been removed. Table 5 lists the currently defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to predetermine processor features, your software can detect and avoid incompatibilities.

3.4. Cache Size and Format Information

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processor's cache characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID has to be executed to obtain a complete image of the processor's caching systems. For example, the Pentium Pro processor returns a value of 1 in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

The remainder of the EAX register, and the EBX, ECX, and EDX registers, contain valid 8 bit descriptors. Table 6 shows that a most significant bit of zero indicates a valid 8-bit descriptor. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Table 7 lists the current descriptor values and their respective cache characteristics. This list will be extended in the future as necessary.




Figure 4. Processor Signature Format on Intel386 ⁰ Processors

Table 4. Intel3860	Processor	Signatures
--------------------	-----------	------------

Type	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	xxxx	Intel386 TM DX Processor
0010	0011	0000	xxxx	Intel386 SX Processor
0010	0011	0000	xxxx	Intel386 CX Processor
0010	0011	0000	xxxx	Intel386 EX Processor
0100	0011	0000 and 0001	xxxx	Intel386 SL Processor
0000	0011	0100	xxxx	RapidCAD® Coprocessor



Table 5. Feature Flag Values

Bit	Name	Description when Flag = 1	Comments	
0	FPU	Floating-point unit on-chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.	
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.	
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.	
3	PSE	Page Size Extension	The processor supports 4-Mbyte pages.	
4	TSC	Time Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.	
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions.	
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.	
7	MCE	Machine Check Exception	Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported.	
8	CX8	CMPXCHG8 Instruction Supported	The compare and exchange 8 bytes instruction is supported.	
9	APIC	On-chip APIC Hardware Supported (1)	The processor contains a local APIC.	
10–11	_	Reserved	Do not count on their value.	
12	MTRR	Memory Type Range Registers	The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register.	
13	PGE	Page Global Enable	The global bit in the PDEs and PTEs and the CR4.PGE enable bit are supported.	
14	MCA	Machine Check Architecture	The Machine Check Architecture is supported, specifically the MCG_CAP register.	
15	CMOV	Conditional Move Instruction Supported	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVcc and FCOMI instructions.	
16–22	_	Reserved	Do not count on their value.	
23	MMX technology	Intel Architecture MMX ™ Technology supported	The processor supports the MMX Technology instruction set extensions to Intel Architecture.	
24–31	_	Reserved	Do not count on their value.	

NOTES:

^{1.} The processor contains a software-accessible Local APIC.



Table	6.	Descriptor	Formats
-------	----	------------	----------------

Register MSB	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8 bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

Table 7. Descriptor Decode Values

Descriptor Value	Cache Description
00h	Null
01h	Instruction TLB, 4 Kbyte pages, 4-way set associative, 32 entries
02h	Instruction TLB, 4 Mbyte pages, 4-way set associative, 4 entries
03h	Data TLB, 4 Kbyte pages, 4-way set associative, 64 entries
04h	Data TLB, 4 Mbyte pages, 4-way set associative, 8 entries
06h	Instruction cache, 32 byte line size, 4-way set associative, 8 Kbytes
08h	Instruction cache, 32 byte line size, 4-way set associative, 16 Kbytes
0Ah	Data cache, 32 byte line size, 2-way set associative, 8 Kbytes
0Ch	Data cache, 32 byte line size, 2-way set associative, 16 KBytes
40h	No L2 cache
41h	Unified cache, 32 byte cache line, 4-way set associative, 128 Kbytes
42h	Unified cache, 32 byte cache line, 4-way set associative, 256 Kbytes
43h	Unified cache, 32 byte cache line, 4-way set associative, 512 Kbytes
44h	Unified cache, 32 byte cache line, 4-way set associative, 1Mbyte

3.5. Output Example

The initial member of the Pentium Pro processor family returns the values shown in Table 8.

As the value of AL=1, it is valid to interpret the remainder of the registers according to Table 7. Table 8 also shows that the MSB of the EAX register is 0. This indicates that the upper 8 bits constitute an 8 bit descriptor. The remaining register values in Table 8 show that the Pentium Pro processor has the following cache characteristics:

 A data TLB that maps 4K pages, is 4 way set associative, and has 64 entries.

- An instruction TLB that maps 4M pages, is 4 way set associative, and has 4 entries.
- An instruction TLB that maps 4K pages, is 4 way set associative, and has 32 entries.
- An instruction cache that is 8K, is 4 way set associative, and has a 32 byte line size.
- A data TLB that maps 4M pages, is 4 way set associative, and has 8 entries.
- A data cache that is 8K, is 2 way set associative, and has a 32 byte line size.
- A unified cache that is 256K, is 4 way set associative, and has a 32 byte line size.



	31	23	15	7 0
EAX	03h	02h	01h	01h
EBX	0	0	0	0
ECX	0	0	0	0
EDX	06h	04h	0Ah	42h

4.0. USAGE GUIDELINES

This document presents Intel-recommended featuredetection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2.0 and shown in Section 5.0.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (Pentium Pro processor) may not necessarily have all the features of a processor with a family value of 5.
- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with B-step. Some software attempted to execute these instructions and depended

on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.

- Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and do not write clockdependent code, such as timing loops. For instance, an OverDrive Processor could operate at a higher internal frequency and still report the same family and/or model. Instead, use the system's timers to measure elapsed time. For processors that support the TSC (Time Stamp Counter) functionality, system timers can more directly calibrate the processor core block.
- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that processor.
- Do rely on the result of CPUID algorithm when executed in virtual 8086 mode.



• Do not assume any ordering of stepping numbers. They are assigned arbitrarily.

5.0. PROPER IDENTIFICATION SEQUENCE

The cpuid3a.asm program example demonstrates the correct use of the CPUID instruction. (See Example 1.) It also shows how to identify earlier processor generations that do not implement the processor signature or CPUID instruction. (See Figure 5.) This program example contains the following two procedures:

- get_cpu_type identifies the processor type.
 Figure 5 illustrates the flow of this procedure.
- get_fpu_type determines the type of floatingpoint unit (FPU) or math coprocessor (MCP).

This procedure has been tested with 8086, 80286, Intel386, Intel486, Pentium processor, Pentium processor with MMX Technology, OverDrive processor with MMX Technology, Pentium Pro processors and Pentium Pro processors with MMX Technology. This program example is written in assembly language and is suitable for inclusion in a run-time library, or as system calls in operating systems.






Figure 5. Flow of Processor get_cpu_type Procedure

6.0. USAGE PROGRAM EXAMPLE

The cpuid3b.asm or cpuid3b.c program examples demonstrate applications that call get_cpu_type and get_fpu_type procedures and interpret the returned information. This code is shown in Example 2 and Example 3. The results, which are displayed on the monitor, identify the installed processor and features.

The cpuid3b.asm example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The cpuid3b.c example is written in the C language (see Examples 2 and 3). Figure 6 presents an overview of the relationship between the three program examples.






Figure 6. Flow of Processor Identification Extraction Procedures



Example 1. Processor Identification Extraction Procedure

```
;
      Filename:
                  cpuid3a.asm
      Copyright 1993, 1994, 1995, 1996 by Intel Corp.
;
;
      This program has been developed by Intel Corporation. Intel
;
      has various intellectual property rights which it may assert
      under certain circumstances, such as if another
;
      manufacturer's processor mis-identifies itself as being
      "GenuineIntel" when the CPUID instruction is executed.
;
;
;
      Intel specifically disclaims all warranties, express or
;
      implied, and all liability, including consequential and
;
     other indirect damages, for the use of this program,
     including liability for infringement of any proprietary
;
     rights, and including the warranties of merchantability and
     fitness for a particular purpose. Intel does not assume any
;
     responsibility for any errors which may appear in this
;
     program nor any responsibility to update it.
;
     This code contains two procedures:
     _get_cpu_type: Identifies processor type in _cpu_type:
;
            0=8086/8088 processor
            2=Intel 286 processor
;
            3=Intel386(TM) family processor
;
            4=Intel486(TM) family processor
;
            5=Pentium(R) family processor
;
            6=Pentium(R) Pro family processor
;
      _get_fpu_type: Identifies FPU type in _fpu_type:
;
            0=FPU not present
            1=FPU present
;
            2=287 present (only if _cpu_type=3)
;
            3=387 present (only if _cpu_type=3)
;
;
      This program has been tested with the MASM assembler.
      This code correctly detects the current Intel 8086/8088,
;
      80286, 80386, 80486, Pentium(R), and Pentium(R) Pro
     processors in the real-address mode only.
;
;
      To assemble this code with TASM, add the JUMPS directive.
;
      jumps
                                     ; Uncomment this line for TASM
      TITLE cpuid3
      DOSSEG
      .model
                  small
CPU ID
            MACRO
      db
            0fh
                                    ; Hardcoded CPUID instruction
      db
            0a2h
ENDM
      .data
      public
                  _cpu_type
      public
                  _fpu_type
```



```
public
                 _v86_flag
                 _cpuid_flag
     public
     public
                 _intel_CPU
     public
                 _vendor_id
                 _cpu_signature
     public
                 _features_ecx
     public
     public
                 _features_edx
     public
                 _features_ebx
_cpu_type
                 db
                       0
                 db
                       0
_fpu_type
v86 flag
                 db
                       0
_cpuid_flag
                 db
_intel_CPU
                 db
                       Λ
_vendor_id
                 db
intel_id
                 db
                       "GenuineIntel"
_cpu_signature
                 dd
_features_ecx
                 dd
                       0
_features_edx
                 dd
                       Λ
features ebx
                 dd
                       0
                       0
fp_status
                 dw
      .code
      .8086
public
                 _get_cpu_type
_get_cpu_type
                 proc
     This procedure determines the type of processor in a system
     and sets the _cpu_type variable with the appropriate
     value. If the CPUID instruction is available, it is used
     to determine more specific details about the processor.
     All registers are used by this procedure, none are preserved.
     To avoid AC faults, the AM bit in CRO must not be set.
     Intel 8086 processor check
     Bits 12-15 of the FLAGS register are always set on the
     8086 processor.
check_8086:
                                        ; push original FLAGS
     pushf
                                        ; get original FLAGS
     pop
           ax
     mov
           cx, ax
                                        ; save original FLAGS
           ax, Offfh
                                        ; clear bits 12-15 in FLAGS
     and
     push
                                        ; save new FLAGS value on stack
     popf
                                        ; replace current FLAGS value
                                        ; get new FLAGS
     pushf
     pop
                                        ; store new FLAGS in AX
     and
           ax, 0f000h
                                        ; if bits 12-15 are set, then
           ax, 0f000h
     cmp
                                        ; processor is an 8086/8088
                                       ; turn on 8086/8088 flag
     mov
           _cpu_type, 0
           check_80286
                                        ; go check for 80286
      jne
     push sp
                                        ; double check with push sp
           dx
                                        ; if value pushed was different
     pop
           dx, sp
                                        ; means it's really not an 8086
     cmp
```



```
jne
      mov
      qmŗ
            end_cpu_type
     Intel 286 processor check
      Bits 12-15 of the FLAGS register are always clear on the
     Intel 286 processor in real-address mode.
;
      .286
check_80286:
      smsw ax
                                      ; save machine status word
      and ax, 1
                                    ; isolate PE bit of MSW
            _v86_flag, al
      mov
                                    ; save PE bit to indicate V86
            cx, 0f000h
      or
                                     ; try to set bits 12-15
      push cx
                                      ; save new FLAGS value on stack
      popf
                                      ; replace current FLAGS value
      pushf
                                     ; get new FLAGS
                                    ; store new FLAGS in AX
      pop ax
      and ax, 0f000h
                                    ; if bits 12-15 are clear
            _cpu_type, 2 ; processor=80286, turn on 80286 flag end_cpu_type ; jump if processor is 80286
      mov
      jΖ
      Intel386 processor check
;
      The AC bit, bit #18, is a new bit introduced in the EFLAGS
      register on the Intel486 processor to generate alignment
;
      faults.
      This bit cannot be set on the Intel386 processor.
                                      ; it is safe to use 386 instructions
check_80386:
                                      ; push original EFLAGS
      pushfd
                                     ; get original EFLAGS
      qoq
            eax
           ecx, eax
                                    ; save original EFLAGS
      mov
            eax, 40000h
                                    ; flip AC bit in EFLAGS
      xor
      push eax
                                     ; save new EFLAGS value on stack
      popfd
                                     ; replace current EFLAGS value
      pushfd
                                    ; get new EFLAGS
                                 ; store new EFLAGS in EAX
; can't toggle AC bit, processor=80386
; turn on 80386 processor flag
; jump if 80386 processor
      pop eax
      xor eax, ecx
           _cpu_type, 3
end_cpu_type
      mov
      jz
      push ecx
      popfd
                                      ; restore AC bit in EFLAGS first
      Intel486 processor check
     Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
;
      which indicates the presence of a processor with the CPUID
;
      instruction.
      .486
check_80486:
      mov _cpu_type, 4 ; turn on 80486 processor flag
mov eax, ecx ; get original EFLAGS
xor eax, 200000h ; flip ID bit in EFLAGS
push eax ; save new EFLAGS value on stack
```



```
popfd
                                       ; replace current EFLAGS value
                                       ; get new EFLAGS
     pushfd
                                       ; store new EFLAGS in EAX
     pop
           eax
                                       ; can't toggle ID bit,
     xor
           eax, ecx
     je
           end_cpu_type
                                       ; processor=80486
     Execute CPUID instruction to not determine vendor, family,
     model, stepping and features. For the purpose of this
     code, only the initial set of CPUID information is saved.
           _cpuid_flag, 1
                                       ; flag indicating use of CPUID inst.
     mov
     push ebx
                                       ; save registers
     push esi
     push edi
     mov
          eax, 0
                                       ; set up for CPUID instruction
     CPU_ID
                                       ; get and save vendor ID
           dword ptr _vendor_id, ebx
     mov
           dword ptr _vendor_id[+4], edx
     mov
           dword ptr _vendor_id[+8], ecx
     mov
           dword ptr intel_id, ebx
     cmp
     jne
           end_cpuid_type
     cmp
           dword ptr intel_id[+4], edx
     jne
           end_cpuid_type
           dword ptr intel_id[+8], ecx
     cmp
                                       ; if not equal, not an Intel processor
     jne
           end_cpuid_type
           _intel_CPU, 1
                                       ; indicate an Intel processor
     mov
     cmp
           eax, 1
                                       ; make sure 1 is valid input for CPUID
     jl
           end_cpuid_type
                                       ; if not, jump to end
           eax, 1
     mov
     CPU ID
                                       ; get family/model/stepping/features
          _cpu_signature, eax
     mov
     mov
           _features_ebx, ebx
     mov
           _features_edx, edx
     mov
           _features_ecx, ecx
     shr
          eax, 8
                                      ; isolate family
     and
           eax, 0fh
     mov
           _cpu_type, al
                                      ; set _cpu_type with family
end_cpuid_type:
     pop
                                       ; restore registers
     pop
           esi
           ebx
     pop
     .8086
end_cpu_type:
     ret
_get_cpu_type
                      endp
public
                 _get_fpu_type
_get_fpu_type
                proc
```



```
This procedure determines the type of FPU in a system
;
;
     and sets the _fpu_type variable with the appropriate value.
;
     All registers are used by this procedure, none are preserved.
;
     Coprocessor check
     The algorithm is to determine whether the floating-point
;
     status and control words are present. If not, no
;
     coprocessor exists. If the status and control words can
;
;
     be saved, the correct coprocessor is then determined
;
     depending on the processor type. The Intel386 processor can
     work with either an Intel287 NDP or an Intel387 NDP.
;
     The infinity of the coprocessor must be checked to determine
;
     the correct coprocessor type.
     fninit
                                   ; reset FP status word
     mov
           fp_status, 5a5ah
                                   ; initialize temp word to non-zero
     fnstsw
                 fp_status
                                   ; save FP status word
          ax, fp_status
                                  ; check FP status word
     mov
           al, 0
                                  ; was correct status written
     cmp
                                  ; no FPU present
     mov
           _fpu_type, 0
           end_fpu_type
      jne
check_control_word:
     fnstcw
                fp_status
                                   ; save FP control word
     mov ax, fp_status
                                   ; check FP control word
     and
           ax, 103fh
                                  ; selected parts to examine
                                   ; was control word correct
     cmp
           ax, 3fh
     mov
           _fpu_type, 0
           end_fpu_type
                                   ; incorrect control word, no FPU
      jne
           _fpu_type, 1
     80287/80387 check for the Intel386 processor
check_infinity:
     cmp
           _cpu_type, 3
      jne
           end_fpu_type
                                   ; must use default control from FNINIT
      fld1
     fldz
                                   ; form infinity
     fdiv
                                   ; 8087/Intel287 NDP say + inf = -inf
     fld
                                   ; form negative infinity
     fchs
                                   ; Intel387 NDP says +inf <> -inf
                                   ; see if they are the same
     fcompp
                                   ; look at status from FCOMPP
     fstsw fp_status
     mov
           ax, fp_status
                                   ; store Intel287 NDP for FPU type
     mov
           _fpu_type, 2
     sahf
                                  ; see if infinities matched
           end_fpu_type
                                 ; jump if 8087 or Intel287 is present
           _fpu_type, 3
                                 ; store Intel387 NDP for FPU type
     mov
end_fpu_type:
     ret
_get_fpu_type
                       endp
     end
```



Example 2. Processor Identification Procedure in Assembly Language

```
Filename: cpuid3b.asm
Copyright 1993, 1994 by Intel Corp.
This program has been developed by Intel Corporation. Intel
has various intellectual property rights which it may assert
under certain circumstances, such as if another
manufacturer's processor mis-identifies itself as being
"GenuineIntel" when the CPUID instruction is executed.
Intel specifically disclaims all warranties, express or
implied, and all liability, including consequential and
other indirect damages, for the use of this program,
including liability for infringement of any proprietary
rights, and including the warranties of merchantability and
fitness for a particular purpose. Intel does not assume any
responsibility for any errors which may appear in this
program nor any responsibility to update it.
This program contains three parts:
Part 1:
            Identifies processor type in the variable
            _cpu_type:
Part 2:
           Identifies FPU type in the variable _fpu_type:
Part 3:
            Prints out the appropriate message. This part is
            specific to the DOS environment and uses the DOS
            system calls to print out the messages.
This program has been tested with the MASM assembler. If
this code is assembled with no options specified and linked
with the cpuid3a module, it correctly identifies the current
Intel 8086/8088, 80286, 80386, 80486, Pentium(R) and
Pentium(R) Pro processors in the real-address mode.
To assemble this code with TASM, add the JUMPS directive.
jumps
                                    ; Uncomment this line for TASM
TITLE cpuid3b
DOSSEG
.model
            small
.stack
            100h
.data
extrn _cpu_type: byte
extrn _fpu_type: byte
extrn _cpuid_flag: byte
extrn _intel_CPU: byte
extrn _vendor_id: byte
extrn _cpu_signature: dword
extrn _features_ecx: dword
extrn _features_edx: dword
extrn _features_ebx: dword
The purpose of this code is to identify the processor and
```

coprocessor that is currently in the system. The program



```
first determines the processor type. Then it determines
;
;
    whether a coprocessor exists in the system. If a
;
    coprocessor or integrated coprocessor exists, the program
    identifies the coprocessor type. The program then prints
;
    the processor and floating point processors present and type.
     .code
     .8086
start:
        mov ax, @data
    mov
         ds, ax
                                   ; set segment register
    mov es, ax
                                  ; set segment register
     and sp, not 3
                                  ; align stack to avoid AC fault
    call _get_cpu_type
                                   ; determine processor type
    call _get_fpu_type
    call print
     mov
          ax, 4c00h
                                  ; terminate program
     int
          21h
*************************
     extrn _get_cpu_type: proc
extrn _get_fpu_type: proc
FPU FLAG
               equ 0001h
VME FLAG
              egu 0002h
              equ 0004h
DE FLAG
PSE_FLAG
             equ 0008h
TSC FLAG
             egu 0010h
MSR FLAG
              egu 0020h
PAE_FLAG
              egu 0040h
              equ 0080h
MCE_FLAG
              equ 0100h
CX8 FLAG
APIC_FLAG
              equ 0200h
MTRR_FLAG
             equ 1000h
PGE_FLAG
             equ 2000h
              equ 4000h
MCA FLAG
CMOV_FLAG
              egu 8000h
MMX_FLAG
               equ 800000h
     .data
id_msg
               db
                    "This system has a$"
               db
                    "n unknown processor$"
cp_error
cp 8086
               db
                    "n 8086/8088 processor$"
cp_286
               db
                    "n 80286 processor$"
                    "n 80386 processor$"
cp_386
               db
cp_486
               db
                    "n 80486DX, 80486DX2 processor or"
               db
                    " 80487SX math coprocessor$"
                    "n 80486SX processor$"
cp_486sx
               db
fp 8087
              db
                    " and an 8087 math coprocessor$"
fp_287
               db
                    " and an 80287 math coprocessor$"
22
```



```
fp_387
                         " and an 80387 math coprocessor$"
                  db
intel486_msg
                  db
                         " Genuine Intel486(TM) processor$"
                        " Genuine Intel486(TM) DX processor$"
intel486dx_msg
                  db
                        " Genuine Intel486(TM) SX processor$"
intel486sx_msg
                  db
                        " Genuine IntelDX2(TM) processor$"
inteldx2 msq
                  db
                         " Genuine IntelSX2(TM) processor$"
intelsx2_msg
                  db
inteldx4_msg
                  db
                        " Genuine IntelDX4(TM) processor$"
inteldx2wb_msg
                  db
                        " Genuine Write-Back Enhanced"
                  db
                         " IntelDX2(TM) processor$"
                        " Genuine Intel Pentium(R) processor$"
                  db
pentium_msg
                        " Genuine Intel Pentium(R) Pro processor$"
pentiumpro msq
                  db
unknown_msg
                  db
                        "n unknown Genuine Intel processor$"
; The following 16 entries must stay intact as an array
intel_486_0
                  dw
                        offset intel486dx_msg
intel_486_1
                  dw
                        offset intel486dx_msg
                  dw
                        offset intel486sx_msg
intel_486_2
intel_486_3
                  dw
                        offset inteldx2_msg
intel_486_4
                  dw
                        offset intel486 msq
intel_486_5
                        offset intelsx2_msg
                  dw
intel_486_6
                        offset intel486_msg
                  dw
intel_486_7
                  dw
                        offset inteldx2wb_msg
intel_486_8
                  dw
                        offset inteldx4_msg
intel_486_9
                  dw
                        offset intel486_msg
                  dw
intel 486 a
                        offset intel486_msg
                  dw
intel_486_b
                        offset intel486_msg
intel_486_c
                        offset intel486_msg
                  dw
intel_486_d
                  dw
                        offset intel486_msg
intel_486_e
                  dw
                        offset intel486_msg
                        offset intel486_msg
intel_486_f
                  dw
; end of array
                        13,10, "Processor Family:
family_msg
                  db
                        13,10,"Model:
                                                    $"
model_msg
                  db
                        13,10, "Stepping:
stepping_msg
                  db
                        13,10,"$"
cr lf
                  db
turbo_msg
                  db
                        13,10, "The processor is an OverDrive(R)"
                  db
                        " upgrade processor$"
dp_msg
                  db
                        13,10,"The processor is the upgrade"
                  db
                         " processor in a dual processor system$"
                  db
                        13,10,"The processor contains an on-chip"
fpu_msg
                  db
                        " FPU$"
vme_msg
                  db
                        13,10,"The processor supports Virtual"
                  db
                         " Mode Extensions$"
                  db
                        13,10, "The processor supports Debugging"
de_msg
                  db
                         " Extensions$"
                  db
                        13,10,"The processor supports Page Size"
pse_msg
                         " Extensions$"
                  db
tsc_msg
                  db
                        13,10,"The processor supports Time Stamp"
                  db
                         " Counter$"
                  db
                        13,10,"The processor supports Model"
msr_msg
                  db
                        " Specific Registers$"
                  db
                        13,10, "The processor supports Physical"
pae_msg
                  db
                         " Address Extensions$"
                        13,10,"The processor supports Machine"
                  db
mce_msg
                  db
                         " Check Exceptions$"
```



```
cx8_msg
                  db
                        13,10,"The processor supports the"
                  db
                        " CMPXCHG8B instruction$"
apic_msg
                  db
                        13,10,"The processor contains an on-chip"
                  db
                        " APIC$"
mtrr_msg
                  db
                        13,10,"The processor supports Memory Type"
                  db
                        " Range Registers$"
                  db
                        13,10,"The processor supports Page Global"
pge_msg
                  db
                        " Enable$"
                  db
                        13,10,"The processor supports Machine"
mca_msg
                  db
                        " Check Architecture$"
                        13,10,"The processor supports Conditional"
                  db
cmov_msg
                  db
                        " Move Instruction$"
                  db
                        13,10,"The processor supports Intel Architecture"
mmx_msg
                  db
                        " MMX(TM) technology$"
not intel
                  db
                        "t least an 80486 processor."
                  db
                        13,10,"It does not contain a Genuine"
                  db
                        "Intel part and as a result,"
                  db
                        "the",13,10,"CPUID"
                  db
                        " detection information cannot be"
                  db
                        "determined at this time.$"
ASC MSG
            MACRO msq
                                           ; local label
     LOCAL ascii_done
      add
            al, 30h
                                          ; is it 0-9?
      cmp
            al, 39h
            ascii_done
      ile
      add
            al, 07h
ascii done:
      mov
            byte ptr msg[20], al
      mov
            dx, offset msg
            ah, 9h
      mov
      int
            21h
ENDM
      .code
      .8086
print proc
      This procedure prints the appropriate cpuid string and
      numeric processor presence status. If the CPUID instruction
;
      was used, this procedure prints out the CPUID info.
;
     All registers are used by this procedure, none are
;
     preserved.
            dx, offset id_msg
                                         ; print initial message
     mov
      mov
            ah, 9h
      int
            21h
      cmp
            _cpuid_flag, 1
                                          ; if set to 1, processor
                                               supports CPUID instruction
      je
            print_cpuid_data
                                          ; print detailed CPUID info
print 86:
      cmp
            _cpu_type, 0
      jne
            print_286
            dx, offset cp_8086
      mov
```



print_cpuid_data:

```
ah, 9h
      mov
      int
            21h
      cmp
            _fpu_type, 0
      je
            end_print
            dx, offset fp_8087
      mov
            ah, 9h
      mov
            21h
      int
            end_print
      jmp
print_286:
            _cpu_type, 2
      cmp
      ine
            print_386
      mov
            dx, offset cp_286
            ah, 9h
      mov
      int
            21h
      cmp
            _fpu_type, 0
      je
            end_print
print_287:
            dx, offset fp_287
      mov
            ah, 9h
      mov
            21h
      int
      jmp
            end_print
print_386:
            _cpu_type, 3
      cmp
      ine
            print_486
      mov
            dx, offset cp_386
            ah, 9h
      mov
      int
            21h
            _fpu_type, 0
      cmp
      je
            end_print
      cmp
            _fpu_type, 2
            print_287
      je
            dx, offset fp_387
      mov
            ah, 9h
      mov
      int
            21h
      jmp
            end_print
print_486:
      cmp
            _cpu_type, 4
                                         ; Intel processors will have
      jne
            print_unknown
            dx, offset cp_486sx
                                          ; CPUID instruction
      mov
      cmp
            _fpu_type, 0
      je
            print_486sx
            dx, offset cp_486
      mov
print_486sx:
            ah, 9h
      mov
      int
            21h
      jmp
            end_print
print_unknown:
      mov
            dx, offset cp_error
            print_486sx
      jmp
```



```
.486
           _intel_CPU, 1
     cmp
                                           ; check for genuine Intel
     jne
           not_GenuineIntel
                                            ; processor
print_486_type:
                                            ; if 4, print 80486 processor
     cmp _cpu_type, 4
     jne
           print_pentium_type
          ax, word ptr _cpu_signature
     mov
     shr ax, 4
     and eax, 0fh
                                            ; isolate model
     mov dx, intel_486_0[eax*2]
     imp print common
print_pentium_type:
     cmp
         _cpu_type, 5
                                            ; if 5, print Pentium processor
         print_pentiumpro_type
     jne
     mov dx, offset pentium_msg
     jmp print_common
print_pentiumpro_type:
                                            ; if 6, print Pentium Pro
     cmp _cpu_type, 6
                                            ; processor
     jne print_unknown_type
     mov dx, offset pentiumpro_msg
     jmp print_common
print_unknown_type:
     mov dx, offset unknown_msg ; if neither, print unknown
print_common:
     mov ah, 9h
           21h
     int
; print family, model, and stepping
print_family:
     mov al, _cpu_type
     ASC_MSG family_msg
                                           ; print family msg
print_model:
     mov
          ax, word ptr _cpu_signature
           ax, 4
     shr
         al, Ofh
     and
     ASC_MSG
               model_msg
                                       ; print model msg
print_stepping:
     mov ax, word ptr _cpu_signature
     and al, 0fh
     ASC_MSG
               stepping_msg
                                            ; print stepping msg
print_upgrade:
     mov ax, word ptr _cpu_signature
     test ax, 1000h
                                           ; check for turbo upgrade
           check_dp
     mov dx, offset turbo_msg
           ah, 9h
     mov
     int
           21h
```



```
print_features
      jmp
check_dp:
     test ax, 2000h
                                       ; check for dual processor
           print_features
           dx, offset dp_msg
     mov
           ah, 9h
     mov
           21h
     int
print_features:
     mov ax, word ptr _features_edx
                                      ; check for FPU
     and ax, FPU FLAG
     jz
           check VME
     mov
           dx, offset fpu_msg
           ah, 9h
     mov
     int
           21h
check_VME:
     mov
           ax, word ptr _features_edx
           ax, VME_FLAG
                                       ; check for VME
     and
     jz
           check_DE
           dx, offset vme_msg
     mov
     mov
           ah, 9h
     int
           21h
check DE:
           ax, word ptr _features_edx
     mov
     and
           ax, DE_FLAG
                                       ; check for DE
     jz
           check_PSE
     mov
           dx, offset de_msg
           ah, 9h
     mov
           21h
     int
check PSE:
           ax, word ptr _features_edx
     mov
           ax, PSE_FLAG
                                       ; check for PSE
     and
     jz
           check_TSC
     mov
           dx, offset pse_msg
     mov
           ah, 9h
     int
           21h
check_TSC:
           ax, word ptr _features_edx
     mov
           ax, TSC_FLAG
                                      ; check for TSC
     and
     jz
           check_MSR
           dx, offset tsc_msg
     mov
     mov
           ah, 9h
     int
           21h
check_MSR:
     mov
           ax, word ptr _features_edx
     and
           ax, MSR_FLAG
                                       ; check for MSR
     jz
           check_PAE
     mov
           dx, offset msr_msg
           ah, 9h
     mov
           21h
     int
```



```
check_PAE:
     mov
           ax, word ptr _features_edx
                          ; check for PAE
     and
           ax, PAE_FLAG
           check_MCE
     jz
           dx, offset pae_msg
           ah, 9h
     mov
           21h
     int
check MCE:
     mov
           ax, word ptr _features_edx
     and
           ax, MCE_FLAG
                                       ; check for MCE
     jz
           check CX8
     mov
           dx, offset mce_msg
           ah, 9h
     mov
     int
           21h
check_CX8:
     mov
           ax, word ptr _features_edx
     and
           ax, CX8_FLAG
                                        ; check for CMPXCHG8B
           check APIC
     jz
           dx, offset cx8_msg
     mov
           ah, 9h
     mov
     int
           21h
check_APIC:
     mov
           ax, word ptr _features_edx
                            ; check for APIC
           ax, APIC_FLAG
     and
     jz
           check_MTRR
           dx, offset apic_msg
     mov
           ah, 9h
     mov
     int
           21h
check MTRR:
           ax, word ptr _features_edx
     mov
                                       ; check for MTRR
           ax, MTRR_FLAG
     and
     jz
           check_PGE
     mov
           dx, offset mtrr_msg
     mov
           ah, 9h
     int
           21h
check PGE:
           ax, word ptr _features_edx
     mov
           ax, PGE_FLAG
                                       ; check for PGE
     and
     jz
           check_MCA
     mov
           dx, offset pge_msg
           ah, 9h
     mov
     int
           21h
check_MCA:
           ax, word ptr _features_edx
     mov
     and
           ax, MCA_FLAG
                                     ; check for MCA
     jz
           check_CMOV
           dx, offset mca_msg
     mov
     mov
           ah, 9h
           21h
     int
check_CMOV:
```

28



```
ax, word ptr _features_edx
     mov
                                         ; check for CMOV
      and
           ax, CMOV_FLAG
           check_mmx
      jz
           dx, offset cmov_msg
     mov
           ah, 9h
     mov
     int
           21h
Check_MMX
           Eax, word ptr_featurees_edx
     mov
           Eax, MMX_FLAG
                                        ; check for MMX technology
     and
           endprint
      jz
           dx, offset mmx_msg
     mov
     mov
           ah, 9h
           21h
     int
           end_print
      jmp
not_GenuineIntel:
          dx, offset not_intel
     mov
     mov
           ah, 9h
     int
           21h
end_print:
           dx, offset cr_lf
     mov
           ah, 9h
     mov
           21h
     int
     ret
print endp
     end
           start
```



Example 3. Processor Identification Procedure in the C Language

```
/* Filename:
                cpuid3b.c
                                                                        * /
/* Copyright 1994 by Intel Corp.
/*
                                                                        * /
/* This program has been developed by Intel Corporation. Intel has
/* various intellectual property rights which it may assert under
/* certain circumstances, such as if another manufacturer's
/* processor mis-identifies itself as being "GenuineIntel" when
                                                                        * /
/* the CPUID instruction is executed.
                                                                        * /
/*
                                                                        * /
/* Intel specifically disclaims all warranties, express or implied,
                                                                        * /
                                                                        */
/* and all liability, including consequential and other indirect
/* damages, for the use of this program, including liability for
                                                                        * /
/* infringement of any proprietary rights, and including the
                                                                        * /
/* warranties of merchantability and fitness for a particular
                                                                        * /
/* purpose. Intel does not assume any responsibility for any
                                                                        * /
/* errors which may appear in this program nor any responsibility
/* to update it.
                                                                        * /
/*
                                                                        * /
/*
/* This program contains three parts:
/* Part 1: Identifies CPU type in the variable _cpu_type:
                                                                        * /
/*
                                                                        * /
/* Part 2: Identifies FPU type in the variable _fpu_type:
                                                                        * /
/*
                                                                        * /
                                                                        * /
/* Part 3: Prints out the appropriate message.
/*
                                                                        * /
/* This program has been tested with the Microsoft C compiler.
                                                                        * /
/* If this code is compiled with no options specified and linked
                                                                        * /
/* with the cpuid3a module, it correctly identifies the current
                                                                        * /
/* Intel 8086/8088, 80286, 80386, 80486, Pentium(R), and
/* Pentium(R) Pro processors in the real-address mode.
                                                                        * /
#define FPU FLAG
                        0 \times 0001
#define VME_FLAG
                        0 \times 0002
#define DE_FLAG
                        0x0004
#define PSE_FLAG
                        0x0008
#define TSC_FLAG
                        0x0010
#define MSR_FLAG
                        0x0020
#define PAE_FLAG
                        0x0040
#define MCE FLAG
                        0x0080
#define CX8_FLAG
                        0x0100
#define APIC_FLAG
                        0 \times 0200
#define MTRR_FLAG
                        0x1000
#define PGE FLAG
                        0x2000
#define MCA_FLAG
                        0x4000
#define CMOV_FLAG
                        0x8000
#define MMX_FLAG
                        0x800000
extern char cpu_type;
extern char fpu_type;
extern char cpuid_flag;
extern char intel_CPU;
extern char vendor_id[12];
extern long cpu_signature;
extern long features_ecx;
```



```
extern long features_edx;
extern long features_ebx;
main() {
    get_cpu_type();
    get_fpu_type();
    print();
print() {
    printf("This system has a");
    if (cpuid flag == 0) {
      switch (cpu_type) {
      case 0:
          printf("n 8086/8088 processor");
          if (fpu_type) printf(" and an 8087 math coprocessor");
          break;
      case 2:
          printf("n 80286 processor");
          if (fpu_type) printf(" and an 80287 math coprocessor");
          break;
      case 3:
          printf("n 80386 processor");
          if (fpu_type == 2)
            printf(" and an 80287 math coprocessor");
          else if (fpu type)
            printf(" and an 80387 math coprocessor");
          break;
      case 4:
          if (fpu_type) printf("n 80486DX, 80486DX2 processor or \
80487SX math coprocessor");
          else printf("n 80486SX processor");
          break;
      default:
          printf("n unknown processor");
    } else {
      /* using cpuid instruction */
      if (intel_CPU) {
          if (cpu_type == 4) {
            switch ((cpu_signature>>4)&0xf) {
            case 0:
            case 1:
                printf(" Genuine Intel486(TM) DX processor");
                break;
            case 2:
                printf(" Genuine Intel486(TM) SX processor");
                break;
            case 3:
                printf(" Genuine IntelDX2(TM) processor");
                break;
            case 4:
                printf(" Genuine Intel486(TM) processor");
            case 5:
                printf(" Genuine IntelSX2(TM) processor");
                break;
```



```
case 7:
                printf(" Genuine Write-Back Enhanced \
IntelDX2(TM) processor");
               break;
            case 8:
                printf(" Genuine IntelDX4(TM) processor");
               break;
            default:
               printf(" Genuine Intel486(TM) processor");
          } else if (cpu_type == 5)
           printf(" Genuine Intel Pentium(R) processor");
          else if (cpu_type == 6)
           printf("Genuine Intel Pentium(R) Pro processor");
          else
            printf("n unknown Genuine Intel processor");
          printf("\nProcessor Family: %X", cpu_type);
          printf("\nModel:
                                      %X", (cpu_signature>>4)&0xf);
          printf("\nStepping:
                                      %X\n", cpu_signature&0xf);
          if (cpu_signature & 0x1000)
           printf("\nThe processor is an OverDrive(R)upgrade \
processor");
          else if (cpu_signature & 0x2000)
           printf("\nThe processor is the upgrade processor \
in a dual processor system");
          if (features edx & FPU FLAG)
           printf("\nThe processor contains an on-chip FPU");
          if (features_edx & VME_FLAG)
           printf("\nThe processor supports Virtual Mode \
Extensions");
            if (features_edx & DE_FLAG)
           printf("\nThe processor supports the Debugging\
Extensions");
          if (features_edx & PSE_FLAG)
           printf("\nThe processor supports Page Size \
Extensions");
          if (features_edx & TSC_FLAG)
           printf("\nThe processor supports Time Stamp \
Counter");
          if (features_edx & MSR_FLAG)
           printf("\nThe processor supports Model Specific \
Registers");
          if (features_edx & PAE_FLAG)
           printf("\nThe processor supports Physical Address \
Extension");
          if (features_edx & MCE_FLAG)
           printf("\nThe processor supports Machine Check \
Exceptions");
          if (features_edx & CX8_FLAG)
           printf("\nThe processor supports the CMPXCHG8B \
instruction");
          if (features_edx & APIC_FLAG)
            printf("\nThe processor contains an on-chip APIC");
          if (features_edx & MTRR_FLAG)
           printf("\nThe processor supports the Memory Type \
Range Registers");
          if (features_edx & PGE_FLAG)
```



```
printf("\nThe processor supports Page Global Enable");
    if (features_edx & MCA_FLAG)
        printf("\nThe processor supports the Machine Check \
Architecture");
    if (features_edx & CMOV_FLAG)
        printf("\nThe processor supports the Conditional \
Move Instruction");
    if (features_edx & MMX_FLAG)
        printf("\nThe processor supports Intel Architecture \
MMX Technology");
    } else {
        printf("t least an 80486 processor.\nIt does not \
contain a Genuine Intel part and as a result, the\nCPUID detection \
information cannot be determined at this time.");
    }
    printf("\n");
}
```