

AB-41

APPLICATION BRIEF

Software Serial Port Implemented with the PCA

BETSY JONESECO APPLICATIONS ENGINEER

August 1988

Order Number: 270531-002

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641 or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1995

SOFTWARE SERIAL PORT Introduction Variables

CONTENTS	PAGE
Introduction	1
Variables	1
Initialization	3
Receive Routine	3
Transmit Routine	7
Conclusion	8
APPENDIX	A-1



For microcontroller applications which require more than one serial port, the 83C51FA Programmable Counter Array (PCA) can implement additional half-duplex serial ports. If the on-chip UART is being used as an inter-processor link, the PCA can be used to interface the 83C51FA to additional asynchronous lines.

This application uses several different Compare/Capture modes available on the PCA to receive or transmit bytes of data. It is assumed the reader is familiar the PCA and ASM51. For more information on the PCA refer to the "Hardware Description of the 83C51FA" chapter in the Embedded Controller Handbook (Order No. 210918).

Introduction

The figure below shows the format of a standard 10-bit asynchronous frame: 1 start bit (0), 8 data bits, and 1 stop bit (1). The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the start bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are eight data bits which are transmitted least significant bit first. The stop bit is set to the opposite state of the start bit to guarantee that the leading edge of the start bit will cause a transition on the line. It also provides a dead time on the line so that the receiver can maintain its synchronization.

Two of the Compare/Capture modes on the PCA are used in receiving and transmitting data bits. When receiving, the Negative-Edge Capture mode allows the PCA to detect the start bit. Then using the Software Timer mode, interrupts are generated to sample the incoming data bits. This same mode is used to clock out bits when transmitting.

This Application Note contains four sections of code:

- (1) List of variables
- (2) Initialization routine

- (3) Receive routine
- (4) Transmit routine.

A complete listing of the routines and the test loop which was used to verify their operation is found in the Appendix. A total of three half-duplex channels were run at 2400 Baud in the test program. The listings shown here are simplified to one channel (Channel 0).

Variables

Listing 1 shows the variables used in both the receive and transmit routines. Flags are defined to signify the status of the reception or transmission of a byte (e.g. RCV_START_BIT, TXM_START_BIT). RCV_BUF and TXM_BUF simulate the on-chip serial port SBUF as two separate buffer registers. The temporary registers, RCV_REG and TXM_REG, are used to save bits as they are received or transmitted. Finally, two counter registers keep track of how many bits have been received or transmitted.


Variables are also needed to define one-half and one-full bit times in units of PCA timer ticks. (One bit time = 1 / baud rate.) With the PCA timer incremented every machine cycle, the equation to calculate one bit time can be written as:

$$\frac{\text{Osc. Freq.}}{\text{(12)} \times \text{(baud rate)}} = 1 \text{ bit time (in PCA timer ticks)}$$

In this example, the baud rate is 2400 at 16 MHz.

$$\frac{16 \text{ MHz}}{(12) \times (2400)} = 556 \text{ counts} = 22 \text{C Hex}$$

The high and low byte of this value is placed in the variables FULL_BIT_HIGH and FULL_BIT_LOW, respectively. 115H is the value loaded into HALF_BIT_HIGH and HALF_BIT_LOW.





Listing 1. Variables used by the software serial port. Channel 0

```
Receive Routine
RCV_START_BIT_0
                     BIT
                                 20H.0
                                             ; Indicates start bit ; has been received
                                            ; Indicates data byte
; has been received
; Software Receive
; "SBUF"
RCV_DONE_0
                     BIT
                                 20H.1
RCV_BUF_0
                     DATA
                                 30H
                                             ; Temporary register
; for receive bits
RCV_REG_0
                     DATA
RCV_COUNT_0
                     DATA
                                 32H
                                               Counter for receiving
                                             ; bits
; Transmit Routine:
TXM_START_BIT_0
                                 20H.3
                                             ; Indicates start bit
                                             ; has been transmitted
TXM_IN_PROGRESS_0 BIT
                                 20H.4
                                             ; Indicates transmit is
                                             ; in progress
; Software transmit
TXM_BUF_0
                     DATA
                                 34H
                                               "SBUF"
TXM REG 0
                     DATA
                                 35H
                                             ; Temporary register
                                             ; for transmitting bits
TXM_COUNT_0
                     DATA
                                 36H
                                               Counter for transmit-
                                             ; ting bits
                                             ; Register used for the ; test program
DATA 0
                     DATA
                                 37H
NEG_EDGE
S_W_TIMER
                     EQU
                                 11H
                                             ; Two modes of operation
                     EQU
                                             ; for compare/capture
                                 49H
                                             ; modules
HALF BIT HIGH
                     EQU
                                 01H
                                             ; Half bit time = 115H
HALF_BIT_LOW
FULL_BIT_HIGH
                     EQU
                                 15H
                     EQU
                                 02H
                                             ; Full bit time = 22CH
FULL_BIT_LOW
                                             ; 2400 Baud at 16 MHz
                     EQU
                                 2CH
                                                                                       270531-4
```

AB-41



Initialization

Listing 2 contains the intialization code for the receive and transmit process. Module 0 of the PCA is used as a receiver and is first set up to detect a negative edge from the start bit. Modules 2 and 3 are used for the additional 2 channels (see the Appendix). Module 3 is used as a separate software timer to transmit bits.

Listing 2. Initialization Routine

```
ORG 0000H
LJMP INITIALIZE
ORG 001BH
LJMP RECEIVE DONE
                                    ; Timer 1 overflow -
                                    ; simulates "RI" interrupt
ORG 0033H
LJMP RECEIVE
                                    ; PCA interrupt
INITIALIZE: MOV SP, #5FH
                                    ; Initialize stack pointer
                                    ; (specific to test program)
; Increment PCA timer
INIT PCA: MOV CMOD, #00H
                                      @ 1/12 Osc Frequency
           MOV CCON, #00H
                                      Clear all status flags
          MOV CCAPMO, #NEG_EDGE
                                      Module 0 in negative-edge
                                      trigger mode (P1.3)
          MOV CCAPM3, #S_W_TIMER; Module 3 as software timer
                                    ; mode
          MOV CL, #00H
           MOV CH, #00H
          MOV IE, #0D8H
                                    ; Init all needed interrupts
                                    ; EA, EC, ES, ET1
; Turn on PCA Counter
          SETB CR
                                                                                270531-5
```

All flags and registers from Listing 1 should be cleared in the initialization process.

Receive Routine

Two operating modes of the PCA are needed to receive bits. The module must first be able to detect the leading edge of a start bit so it is initially set up to capture a 1-to-0 transition (i.e. Negative-Edge Capture mode). The module is then reconfigured as a software timer to cause an interrupt at the center of each bit to deserialize the incoming data. The flowchart for the receive routine is given in Figure 1.






Figure 1. Flowchart for the Receive Routine



Listing 3.1 shows the code needed to detect a start bit. Notice that the first software timer interrupt will occur one-half bit time after the leading edge of the start bit to check its validity. If it is valid, the RCV_START_BIT is set. The rest of the samples will occur a full bit time later. The RCV_COUNT register is loaded with a value of 9 which indicates the number of bits to be sampled: 8 data bits and 1 stop bit.

Listing 3.1. Receive Interrupt Routine

```
RECEIVE:
                PUSH ACC
                 PUSH PSW
MODULE_0: CLR CCF0
                                                         ; Assume reception on
                                                         ; Module 0
                MOV A, CCAPMO ; Check mode of module. If ANL A, #01111111B ; set up to receive negative CJNE A, #NEG_EDGE, RCV_START_0 ; edges, then module
                                                        ; is waiting for a start bit
                 CLR C
                CLR C

MOV A, #HALF BIT_LOW
ADD A, CCAPOL

MOV CCAPOL, A

MOV A, #HALF BIT_HIGH
ADDC A, CCAPOH

MOV CCAPOH, A

MOV CCAPOH, A

MOV CCAPOH, A

MOV CCAPMO, #S_W_TIMER; Reconfigure module 0 as
                                                         ; Update compare/capture
                                                        ; registers for half bit time
; to sample start bit
; Half bit time = 115H
                                                            a software timer to sample
                 POP PSW
                                                        ; a so; bits
                 POP ACC
                 RETI
RCV_START_0: CJNE A, #S_W_TIMER, ERROR_0 ; Check module is
                                                         ; configured as a software
                ; configured as a Soliware; timer, otherwise error.

JB RCV_START_BIT_0, RCV_BYTE_0; Check if start bit; is received yet.

JB P1.3, ERROR_0; Check that start bit = 0,
                                                            otherwise error.
                                                        ; Signify valid start bit
                 SETB RCV_START BIT 0
                                                            was received
                 MOV RCV_COUNT_0, #09H ; Start counting bits sampled
                CLR C
MOV A, #FULL_BIT_LOW
ADD A, CCAPOL
MOV CCAPOL, A
MOV A, #FULL BIT_HIGH
ADDC A, CCAPOH
MOV CCAPOH, A
POP PSW
POP ACC
RETI
                                                         ; Update compare/capture
                                                        ; registers to sample
                                                           incoming bits
                                                         ; Full bit time = 22CH
                 RETI
                                                                                                                              270531-6
```



The next 8 timer interrupts will receive the incoming data bits; the RCV_COUNT register keeps track of how many bits have been sampled. As each bit is sampled, it is shifted through the Carry Flag and saved in RCV_REG. The ninth sample checks the validity of the stop bit. If it is valid, the data byte is moved into RCV_BUF.

The main routine must have a way to know that a byte has been received. With the on-chip UART, the RI (Receive Interrupt) bit is set whenever a byte has been received. For the software serial port, any unimplemented interrupt vector can be used to generate an interrupt when a byte has been received. This routine uses the Timer 1 Overflow interrupt (its selection is arbitrary). A routine to test this interrupt is included in the listing in the Appendix.

Listing 3.2. Receive Interrupt Routine (Continued)

```
RCV_STOP_0: JNB P1.3, ERROR_0

MOV RCV_BUF_0, RCV_REG_0; Save received byte in ; receive "SBUF"

receive "SBUF"
           SETB RCV DONE 0
                                     Flag which module received
           SETB TF1
                                     Generate an interrupt so
                                     main program knows a byte
                                     has been received
                                     (Note: selection of TF1 is
                                     arbitrary)
           MOV CCAPMO, #NEG EDGE
                                     Reconfigure module 0 for
                                   ; Reception of a start bit
           POP PSW
           POP ACC
           RETI
RCV DATA 0: MOV C, P1.3
                                     Sampling data bits
          MOV A, RCV_REG_0 RRC A
                                     Shifts bits thru CY into
                                     ACC
           MOV RCV REG 0, A
                                     Save each reception in
                                     temporary register
                                     Update c/c register for
           CLR C
           MOV A, #FULL_BIT_LOW
                                   ; next sample time
           ADD A, CCAPOL
MOV CCAPOL, A
MOV A, #FULL BIT_HIGH
           ADDC A, CCAPOH
           MOV CCAPOH, A
           POP PSW
           POP ACC
           RETI
                                                                             270531-7
```

In addition, an error routine (Listing 3.3) is included for invalid start or stop bits to offer some protection against noise. If an error occurs, the module is re-initialized to look for another start bit.

Listing 3.3 Error Routine for Receive Routine

```
ERROR_0: MOV CCAPMO, #NEG_EDGE ; Reset module to look for ; start bit

CLR RCV_START_BIT_0 ; Clear flags which might ; have been set

POP PSW
POP ACC
RETI

270531-8
```



Transmit Routine

Another PCA module is configured as a software timer to interrupt the CPU every bit time. With each timer interrupt one or more bits can be transmitted through port pins. In the test program three channels were operated simultaneously, but in the listings below, one channel is shown for simplicity. The selection of port pins is user programmable. The flowchart for the transmit routine is given in Figure 2.




Figure 2. Flowchart for the Transmit Routine

When a byte is ready to be transmitted, the main program moves the data byte into the TXM_BUF register and sets the corresponding TXM_IN_PROGRESS bit. This bit informs the interrupt routine which channel is transmitting. The data byte is then moved in the storage register TXM_REG, and the TXM_COUNT is loaded. This main routine is shown in Listing 4.1.

Listing 4.1 Transmit Set Up Routine. Channel 0.

```
TXM_ON_0: CLR TXM_START_BIT_0 ; Clear status flag from ; previous transmission ; mov TXM_BUF_0, DATA 0 ; Load "SBUF" with data byte MOV TXM_REG_0, TXM_BUF_0 MOV TXM_COUNT_0, #09 ; 8 data bits + 1 stop bit SETB TXM_IN_PROGRESS_0 270531-9
```



Listing 4.2 shows the transmit interrupt routine. The first time through, the start bit is transmitted. As each successive interrupt outputs a bit, the contents of TXM_REG is shifted right one place into the Carry flag, and the TXM_COUNT is decremented. When TXM_COUNT equals zero, the stop bit is transmitted.

Listing 4.2. Transmit Interrupt Routine

```
TRANSMIT: PUSH ACC
           PUSH PSW
           CLR CCF3
                                    ; Clear s/w timer interrupt
                                     for transmitting bits
          the Appendix
TRANSMIT_0: JB TXM_START_BIT_0, TXM_BYTE_0 ; If start bit
                                     has been sent, continue
                                      transmitting bits.
           CLR P3.2
                                     Otherwise transmit start
           SETB TXM_START_BIT_0
JMP TXM_EXIT
                                   ; Signify start bit sent
TXM_BYTE_0: DJNZ TXM_COUNT_0, TXM_DATA_0 ; If bit count ; equals 1 thru 9, transmit
                                    ; data bits (8 total)
TXM STOP 0: SETB P3.2
                                   ; When bit count = 0,
                                   ; transmit stop bit
; Indicate transmission is
           CLR TXM_IN_PROGRESS 0
                                   ; finished and ready for
                                    ; next byte
           JMP TXM EXIT
TXM DATA 0: MOV A, TXM REG 0
                                   ; Transmit one bit at a time
           RRC A
                                   ; through the carry bit
           MOV P3.2, C
           MOV TXM_REG_0, A
                                   ; Save what's not been sent
TXM EXIT: CLR C
                                   ; Update compare value with
; Full bit time = 22CH
           MOV A, #FULL_BIT_LOW
           ADD A, CCAP3L
           MOV CCAP3L, A
          MOV A, #FULL BIT HIGH
ADDC A, CCAP3H
MOV CCAP3H, A
           POP PSW
           POP ACC
           RETT
                                                                               270531-10
```

Conclusion

The software routines in the Appendix can be altered to vary the baud rate and number of channels to fit a particular application. The number of channels which can be implemented is limited by the CPU time required to service the PCA interrupt. At higher baud rates, fewer channels can be run.

The test program verifies the simultaneous operation of three half-duplex channels at 2400 Baud and the on-chip full-duplex channel at 9600 Baud. Thirty-three percent of the CPU time is required to operate all four channels. The test was run for several hours with no apparent malfunctions.



APPENDIX

```
PAGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Used in main test program to check for a received byte
01/01/80
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Indicates start bit has been received
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             been
                                                                                                                                                                                                                                                                                                                                            ; Timer 1 Overflow - simulates "RI" interrupt
                                                                                                                                                               This program tests the receive routines of a software serial port. Three half-ouplex channels are implemented in software to run at 2400 Band (16MHz). The on-chip serial port is also running full-duplex at 5600 Band. Thirty-three percent of the CPU time is required to run all four ports simultaneously.

To test the receive routines, "dummy" terminals transmit 00 - FF hax continually to the PCA. When the first byte is received, it is compared with 00. If the comparison is valid, the compare value is incremented and the routine whits to receive the next byte. Error routines toggle warious Port 3 pins if an invalid comparison occurs or if an invalid start bit or stop bit is received.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Indicates data byte has received
                                                                                                                                                                                                                                                                                                                                                                                                                                       VARIABLES USED BY THE SOFTWARE SERIAL PORT
                                                                                                                                                                                                                                                                                                                                                                        ; Serial port interrupt
                                                                                                                                                                                                                                                                                                                                                                                             ; PCA interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   20H.
21H.
22H.
                          DOS 3.20 (038-N) MCS-51 MACRO ASSEMBLER, V2.2
GBJECT MODULE PLACED IN SWPORT.OBJ
ASSEMBLER INVOKED BY: C:\AEDIT\ASM51.EXE SWPORT.RCV
                                                                                                                                                                                                                                                                                                                           ORG 001BH
LOWP RECEIVE_DONE
ORG 0023H
LOWP SERIAL_PORT
ORG 0033H
LOMP RECEIVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RECEIVE ROUTINE:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RCV START BIT 0
RCV START BIT 1
RCV START BIT 1
RCV START BIT 2
RCV DONE 0
RCV DONE 2
RCV DONE 2
RCV DONE 3
RCV ON 0
RCV ON 1
RCV ON 1
RCV ON 2
                                                                                                                                                                                                                                                                                              ORG 00H
LJMP INITIALIZE
                                                                                                 $NOMOD51
$NOSYMBOLS
$NOLIST
                                                                                SOURCE
 SWPORT
                                                                                                   MCS-51 MACRO ASSEMBLER
                                                                                                                                                                                                                                                                                                              020036
                                                                                                                                                                                                                                                                                                                                 001B
001B 02025C
                                                                                                                                                                                                                                                                                                                                                             0023
0023 020282
                                                                                                                                                                                                                                                                                                                                                                                                    0200DC
                                                                                OBJ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    00000
0010
0010
00001
00011
00002
00102
```



			ts	check	or the			ogram)	12 USC Freq cure mode (Pl.3) (Pl.4) (Pl.5)	ipt: EA,EC,ES,ET1	Bit UART) ud @ 16 MHz nerator,			
	; Software receive "SBUF"	; Temporary register for ; receiving bits	; Counter for receiving bits	; Used in test program to check ; bytes being received	; Two modes of operation for the ; Compare/Capture modules	<pre>; Half bit time = 115H ; Full bit time = 22CH ; 2400 Baud @ 16MHz</pre>	ROUNTINE	; Initialize stack pointer ; (specific to the test pr	interement rate took we 1/12 OSC Fied Clear all status flags Module 0 in Neg-edge capture mode (Pl.) Module 1	/ Initialize needed interrupt: EA,EC,ES,ET1	; Serial port in mode 1 (8-Bit UART) ; Reload values for 9600 Baud @ 16 HHz ; Timer 2 as a baud-rate generator, ; turn on timer 2			
	30H 40H 50H	31H 41H 51H	32H 42H 52H	33H 53H 53H	11H 49H	15H 01H 2CH 02H	INITIALIZATION ROUNTINE							
	DATA DATA DATA	DATA DATA DATA	DATA DATA DATA	DATA DATA DATA	EQU	DOG G	AITINI	SP, #5FH	MOV CCON, #00H MOV CCAPMO, #NEG EDGE MOV CCAPMI, #NEG—EDGE MOV CCAPMI, #NEG—EDGE	MOV CL, #00H MOV CH, #00H MOV IE, #0D8H SETB CR	MOV SCON, #50H MOV RCAP2H, #0FFH MOV RCAP2L, #0CCH MOV T2CON, #34H	CLR RCV START BIT 0 CLR RCV START BIT 1 CLR RCV START BIT 2	CLR RCV_DONE_0	
SOURCE	RCV BUF 0 RCV BUF 1 RCV BUF 2	KCV REG 0 RCV REG 1 RCV REG 2	CV COUNT 0 RCV COUNT 1 RCV COUNT 2	COUNT 0 COUNT 1	NEG EDGE S_W_TIMER	HALF BIT LOW BALF BIT HIGH FULL BIT LOW FULL BIT HIGH		INITIALIZE:	INIT LOS.	••	init_sp:	init_flags:		
LINE	199 200 201 201	22222 2000 2000 2000	2222 2008 2008 2008	2212 212 213 213 213 213	215 215 216	2221082 2221082 2221082	22222 22222 2226 2226 226 226 226 226 2	5330 5330 5310 5310	22222 2333 2334 235 237 237 237	233 233 240 241 241	222222 224432 244432 2465432	250 250 251 251	252 253	
LOC OBJ	0030 0040 0050	0031 0041 0051	0032 0042 0052	0033 0043 0053	0011 0049	0015 0001 002C 0002		,		0048 75E900 004B 75E900 004E 75A8D8 0051 D2DE	0053 759850 0056 75CBFF 0059 75CACC 005C 75C834	005F C200 0061 C208 0063 C210	0065 C201	



													270531-13
			croutines	; Error in comparison on module 0 ; Error in comparison on module 1 ; Error in comparison on module 2	; Error in reception on module 0; Error in reception on module 1; Error in reception on module 2					MAIN TEST ROUTINE - RECEIVE BITS	; Main program continually checks ; each channel for a received byte. ; Once a byte is received, it is compared ; with the current value in the "COUNT" ; register.		
	CLR RCV_DONE 1	CLR RCV ON 0 CLR RCV ON 1 CLR RCV ON 2	Port 3 pins used in test program for error routines	SETB P3.2 SETB P3.3 SETB P3.4	Interrupt routines: SETB P3.6 SETB P3.6 SETB P3.7	MOV RCV BUF 0, #00H MOV RCV_BUF_1, #00H MOV RCV_BUF_2, #00H	MOV RCV COUNT 0, #00H MOV RCV COUNT 1, #00H MOV RCV COUNT 2, #00H	MOV RCV REG 0, #00H MOV RCV REG 1, #00H MOV RCV REG 2, #00H	MOV COUNT 0, #00H MOV COUNT 1, #00H MOV COUNT 2, #00H	MAIN TEST RO	JNB RCV ON 0, CHECK 1 MOV A, RCV BUP 0 CLNE A, CODWT U, ERRORO CLR RCV ON 0 INC COUNT_U	JNB RCV ON 1, CHECK 2 NOV A, RCVTBUF 1 CJNE A, COUNT I, ERRORI CJN RCV ON 1 INC COUNT I	JNB RCV ON 2, CHECK 0 MOV A, RCV BUF 2 CJNE A, COUNT_2, ERROR2
SOURCE		••	Port 3 pins	; Main program:	; Interrupt r		•	•			ĆHECK_0:	ĆHECK_1:	ĠHECK_2:
LINE	254	7777 772 772 772 772 772 772 773 773 773	261 261	100000 100000 100000	, 2002 2007 2007 2007 2007	2222 2272 2574 25	87.78 7.78 7.78 8.79	7555 7585 7585 7585 7585 7585 7585 7585	7554 7554 7554 7554 7554 7554 7554 7554	00000 00000 00000000000000000000000000	22222222222222222222222222222222222222	20000000000000000000000000000000000000	#####################################
LOC OBJ	0067 C209 0069 C211	006B C202 006D C20A 006F C212		0071 D2B2 0073 D2B3 0075 D2B4	0077 D2B5 0079 D2B6 007B D2B7	007D 753000 0080 754000 0083 755000	0086 753200 0089 754200 008C 755200	008F 753100 0092 754100 0095 755100	0098 753300 009B 754300 009E 755300			00AD 300A09 00B0 E540 00B5 E54319 00B5 C20A	



													270531-14
01/01/80 PAGE 4			; Error in comparison on module 0 ; Discontinue receiving bytes	; Error in comparison on module l	; Error in comparison on module 2	- RECEIVE BITS		Check which module caused PCA interrupt and jump to appropriate routine			; Reception on module 0 There made of module. If set up to receive negative edges, then module is waiting for a start bit.	Update Compare/Capture registers for half a bit time ; to sample start bit ; Half bit time = 115H ; Reconfigure module 0 as ; a software timer to sample bits	
		CLR RCV ON 2 INC COUNT Z JMP CHECK_0	CLR P3.2 MOV CCAPMO, #00H JMP CHECK_1	CLR P3.3 MOV CCAPM1, JMP CHECK_2	CLR P3.4 MOV CCAPM2, #00H JMP CHECK_0	PCA INTERRUPT ROUNTINE - RECEIVE BITS	PUSH ACC PUSH PSW	JB CCF1, MODULE 0 JB CCF1, JUMP 1 JB CCF2, JUMP 2 POP PSW, POP PSW REIT	LJMP MODULE_2 LJMP MODULE_2	CHANNEL 0	CLR CCF0 MOV A, CCAPMO ANL A, FOILIIIIIB CJNE A, #NEG_EDGE, RCV_START_0	CLR C AND A, CCRPOT AND A, CCRPOT AND CAROU, A NOV CAROU, A AND CA, CCAPOH AND CA, CCAPOH NOV CCAPOH POOF PSW	POP ACC
SWFUKI	SOURCE	,	ERRORO:	ERROR1:	ÉRROR2:	·- ·- ·- ·-	RECEIVE:	••	JUMP 1: JUMP-2:	~ ~	MODULE_0:		
MACKO ASSEMBLEK	LINE	309 310 311	313 313 315 315	318 318 319	322 322 323 323 323 323 323 323 323 323	327 327 327 327 327	337 331 331 331	uwwwwww uwwwww uwwwww uwanww uwanw	3341 3441 3421	,00000 44444 4470	0000000 #440000	ຆຓຓຓຓຓຓຓຓຓຓຓ ຑຓຓຓຓຓຓຓຓຓຓ ຑຆຑຆຑຆຑຆຑຆຑ ຑຠຌຨຠຆຬຨຓຨ	363
MCS-31 MACKO	LOC OBJ	00C1 C212 00C3 0553 00C5 80DA	00C7 C2B2 00C9 75DA00 00CC 80DF	00CE C2B3 00D0 75DB00 00D3 80E4	00D5 C2B4 00D7 75DC00 00DA 80C5			00E0 20D811 00E5 20D908 00E5 20D908 00E5 D0D0 00EB D0E0 00EB 32				00FD C3 00FD 7415 0100 25EA 0100 25EA 0104 75DA 0106 35EA 0107 75DA49 0100 0000	0 0



			270531–15
01/01/80 PAGE 5	Check module is configured as a software timer, otherwise error. Check if start bit has been received yet otherwise error check that start bit otherwise error. Signify walld start bit was received start bounding bits sampled start counting bits sampled incoming bits sample incoming bits.	on 9th sample, check for valid stop bit feed byte in received "SBUE" Flag which module received a byte chearate an interrupt so main program knows a byte has been received a byte forms a byte has been received a byte forms a byte has been received forms received a subtential form of a start bit next reception of a start bit next reception of a start bit as a byte has been reception of a start bit reception in temporary shift bits through cy into ACC save each reception in temporary register for next sample time	; stop bit or invalid mode comparison
	CUNE A, #S.W.TIMER, ERROR_O JB RCV_START_BIT_O, RCV_BYTE_O JB Pl.3, ERROR_O SETB RCV_START_BIT_O MOV RCV_COUNT_O, #09H CLR C MOV A, #FULL_BIT_LOW MOV A, AFULL_BIT_LOW MOV CCAPOLL, A MOD A, CCAPUL, A MOD CA, CCAPUL,	DJNZ RCY_COUNT_0, RCY_DATA_0 JNB P1.3_ERROR_0 SETB RCY_DONE_0 SETB TF1 MOV CCAPMO, #NEG_EDGE POP FSW RETI MOV C, P1.3 MOV A, RCV_REG_0 MOV A, RCV_REG_0 MOV A, FULL BIT_LOW ADD A, CCAPUL, A MOV CAPOL, A MOV CAPOL, A MOV CCAPUL, A MOV CCAPUH	CLR P3.5
SWPORT	kcv_start_0:	kcv_bata_0: RCV_sTOP_0: RCV_bata_0:	ERROR_0:
SSEMBLER	######################################	%P8889999999999999999999999999999999999	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
MCS-51 MACRO ASSEMBLER LOC OBJ LII	0111 32 0112 B4494B 0115 20001A 0115 20001A 0118 209345 011B 2209 011D 753209 0120 732 0122 7525A 0122 7525A		0160 C2B5



			270531-16
01/01/80 PAGE 6	<pre>/ Port pin used for debug only // Reset module to look for start bit // Clear flags which might have been set</pre>	; Similar to module 0	
	MOV CCAPMO, #NEG EDGE CLR RCV START_BIT_0 POP EWF POP ACC RETI CHANNEL 1	CLR CCF1 AND A, CREADING AND A, FOLLININB CUNE A, #NGG EDGE, RCV_START_1 CLR C CNW A, #IALF BIT_LOW MOW CAPILL, A MOW CAPILL, A ADDC A, CCRPIL MOW CAPILL, A MOW CAPILL, A MOW CAPILL, BIT_HIGH MOW CAPILL, BIT_HIGH MOW CAPILL, BIT_HIGH MOW CAPILL, BIT_HIGH JB RUY START BIT 1 JB RUY START BIT 1 MOW REIT I MOW A, #FULL BIT_LOW ADD A, CCAPIL MOW A, #FULL BIT_LOW ADD A, CCAPIL MOW A, #FULL BIT_HIGH MOW CAPILL, A MOW A, #FULL BIT_HIGH MOW CAPILL, BIT MOW A, #FULL BIT_HIGH MOW A, #FULL BIT_HIGH MOW A, #FULL BIT_HIGH MOW CCAPILL, A MOW A, #FULL BIT_HIGH MOW A, #FULL BIT_HIGH MOW CCAPILL, A MOW A, #FULL BIT_HIGH MOW A,	DJNZ RCV_COUNT_1, RCV_DATA_1 JNB P1.4, ERROR 1 WOWN RCV BIT, RCV_REG_1 SETB RCV_DOME_1, RCV_DEG_2 ROW CCAPAL, #NEG_EDGE POP FSW POP ACC
SWPORT	SOURCE	MODULE_1: RCV_START_1: ;	RCU_BYTE_1: RCU_STOP_1:
MACRO ASSEMBLER	LINE PA 4 4 4 1 1 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4	######################################	44444444444444444444444444444444444444
MCS-51 MACRO AS	LOC OBJ 0162 75DA11 0165 C200 0169 DDE0 0168 32	016C C2D9 016E E55B 0172 B41115 0175 C3 0176 A1115 0176	



```
270531-17
01/01/80
                                                                                                 ; Similar to module 0
                                                                                                                                                kcv_start_2:
                                                              ;
ERROR_1:
                                                                                                  MODULE 2:
            MCS-51 MACRO ASSEMBLER
        100 081
1018 32
1018 A294
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
10101 1541
```



51 MACRO ASSEMBLE OBJ C3	ER SWPORT LINE SOURCE 528	01/01/80 PAGE 8	
0213 2-420 0213 2-420 0215 77-820 0215 77-820 0215 77-820 0215 77-820 0217 0000 0217 0000 0217 0000		MOV A, FFULL BIT_LOW ADD A, CCR2L BIT_LOW ADD A, CCR2L BIT_ MOV A, FFULL BIT_ ADD C A, CCAPZH ADD C A, CCAPZH POP PSW POP PSW RETIL	
D55212 309528 855150 D211 750C1 D000 32	RCV_BYTE_2: # RCV_STOP_2: # RCV_STOP_2: # RCV_STOP_3: # RCV_ST	DJNZ RCV COUNT_2, RCV_DATA_2 JNB P1.5, ERROR 2 SCY BCV DEC_2 SCY BC TO	
00229 00239	ACV DATA_2: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS	MOV C, PI.5 RRC A MOV RV. REG_2, A MOV RV. REG_2, A MOV A_CRULL BIT_LOW MOV CAPZIL A MOV A_CREDLE BIT_HIGH MOV A_CREDLE BIT_HIGH	
C2B7 750011 C210 D000 32 32	664 665 667 671 711 712 712 713 713 713 713 713 713 713 713 713 713	CLR P3.7 WOW CCAPM2, #NEG EDGE CLR RVY START_HIT_2 POP PSW POP ACC RETI	
, wa uu 1071		This routine simulates the "RI" interrupt. When a byte is received on one of the channels, this interrupt is generated. Bits are set so the main routine knows which channel received a byte.	
025C C0E0 025E C0D0 026E C28F	79 , RECEIVE_DONE: 81 82	PUSH ACC PUSH PSW CLR TF1	



```
270531-19
01/01/80 PAGE
                                                                                                                                                                 ; Tell main routine which channel received ; a byte
                                                                                              JUB RCV DONE 0, RCV 1 ; Check which module received a byte CLR RCV TRAT BIT 0 ; Clear flags needed for next reception SETB RCV ON 0 ; Tell main routine which channel receive JUB RCV DONE 1, receive is a byte cLR RCV DONE 1 CLR RCV ZRAT BIT 1 SETB RCV ON 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   When a byte is received on the full-duplex serial port, it is then transmitted bock to a "dumwn terminal. This terminal critecist that the byte it transmitted to the PCA is the same value it receives back.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Check whether RI or TI ; caused the interrupt
                                                                                                                                                                                                                                                                                                             JNB RCV DONE 2, RETURN
CLR RCV DONE 2
CLR RCV START BIT 2
SETB RCV ON 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SERIAL PORT INTERRUPT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PUSH ACC
DUSH PSW
JNB ITXM
JNB ITXM
CLIR RI
CLIR RI
MOV SBUF, A
POP PSW
RETI
CLIR TI
CLIR TI
RETI
RETI
RETI
RETI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          SERIAL_PORT:
                                                                                                                                                                                                                                                                                                                                                                                                                       ;
RETURN:
                                                                                                                                                                                                                                                                                                             ,
RCV_2:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ASSEMBLY COMPLETE, NO ERRORS FOUND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
TXM:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ,
END
SWPORT
                                                               REGISTER BANK(S) USED: 0
MCS-51 MACRO ASSEMBLER
                                                         LOC 0BJ
0262 300106
0265 C2001
0269 D202.
026B 300906
0272 C208
0274 C211
0274 C211
0274 C211
0275 C210
                                                                                                                                                                                                                                                                                                                                                                                                                              027D D0D0
027F D0E0
0281 32
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0294 C299
0296 D0D0
0298 D0E0
029A 32
```



MCS-51 MACRO ASSEMBLER STRORT DOG 3.20 (038-N) MCS-51 MACRO ASSEMBLER, V2.2 ASSEMBLER INVOKED BY: C.YABUTTANSHILES SPRORT TR LOC 0BJ LINE SKORCYBU. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS SKORCYBOLS This program tests the transmit routines for the software serial port. SKORCYBOLS SKORCYBOLS	01/01/80 PAGE 1			l port. Daded before every bit	F hex. they			srrupt		bit has been	imit is in progress	nit "SBUF"	ter for ts	nsmitting bits	or the test 270531-20
ASSEMBLER SWPON CONTROL OF THE PROPERTY OF THE				the software seri mpare values are l upts are generated	ements from 00 to splay the bytes as		al port interrupt	software timer into	SOFTWARE SERIAL PO		; Indicates trans				
ASSEMBLER SWPON CONTROL OF THE PROPERTY OF THE				smit routines for nsmission, the com Successive interru	transmitted incre hese bytes and dis		; Serià	PCA	BY THE	20H.3 21H.3 22H.3	20H.4 21H.4 22H.4	34H 44H 54H	35H 45H 55H	36H 46H 56H	37H 47H
ASSEMBLER SWPOINT OF THE PROPERTY OF THE PROPE	c	 WPORT.TR		tests the transe the first transe is started. Sooftware timer.	poses, the data inals receive tl ted.		RT		VARIA				DATA DATA DATA	DATA DATA DATA	DATA DATA
MCS-51 MACRO ASSEMBLER DOS 3. 20 (038-N) MCS-51 MACRO BUECT WOULE PLACED IN SERBLER INVOKED BY: C:V LOC OBJ	SWPORT	CRO ASSEMBLEK, VZ PORT.OBJ REDIT\ASM51.EXE S	\$NOMOD51 \$NOSYMBOLS \$NOLIST			ORG 00H	UNG UUZSH LJMP SERIAL_PO	ORG 0033H LJMP TRANSMIT	** ** **	TXM START BIT TXM START BIT TXM START BIT	TXM IN PROGRES TXM_IN_PROGRES TXM_IN_PROGRES	TXM BUF 0 TXM-BUF-1 TXM-BUF-2	TXM REG 0 TXM_REG_1 TXM_REG_2	TXM COUNT 0 TXM COUNT 1 TXM COUNT 2	ĎATA 0 DATA-1
MCS-51 MACRO A DOS 3.20 (038- OBJECT MODULE ASSEMBLER INVO LOC OBJ LOC OBJ LOC OBJ 0003 02006 0003 02014B 0003 0003 0003 0003 0003 0003 0003 000	SSEMBLER (N) MCS-51 MAC PLACED IN SWE KED BY: C:\V	1 2 3 1 1 1 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1	1100 1100 1100 1100 1100 1100 1100 110	100 160 161 161	164 165 165	168 168 169	170 171 172	173 174 175	177	183 183 183 183 183 183 183 183 183 183	185 186 187	190 190 191 191	198 194 195	199 199 198
	MCS-51 MACRO A	DOS 3.20 (038- OBJECT MODULE ASSEMBLER INVO	200			0000 020036	0023 0023 02014B	05		0003 000B 0013	0004 000C 0014	0034 0044 0654	0035 0045 0055	0036 0046 0056	0037 0047



2																	070504
01/01/80 PAGE 2				; Full bit time = 22CH ; 2400 Baud at 16 MHz		; (Compatible with receive routines)	; Increment PCA timer @ 1/12 osc. freq. ; Clear all status flags	; Module 3 configured as software timer	; Initialize all needed interrupts	; Serial port in mode (8-bit UART) ; Reload values for 9600 baud @ 16 MHz ; Timer 2 as a baud-rate generator, ; turn Timer 2 on							Cause the first software timer to interrupt one bit time after ? PCA timer is started
		DATA . 57H	EQU 49H	EQU 2CH 62H	INITIALIZATION	MOV SP, #5FH	MOV CMOD, #00B MOV CCON, #00B MOV CH, #00B	OV CL, #00H OV CCAPM3, #S_W_TIMER	MOV IE, #0D8H	MOV SCON, #50H MOV RCAP2H, #0FFH MOV RCAP2L, #0CCH MOV T2CON, #34H	CLR TXM START BIT 0 CLR TXM-START-BIT-1 CLR TXM-START_BIT_2	CLR TXM IN PROGRESS 0 CLR TXM_IN_PROGRESS-1 CLR TXM_IN_PROGRESS-2	MOV TXM BUF 0, #00H MOV TXM_BUF_1, #00H MOV TXM_BUF_2, #00H	MOV TXM REG 0, #00H MOV TXM REG 1, #00H MOV TXM REG 2, #00H	MOV TXM COUNT 0, #00H MOV TXM COUNT 1, #00H MOV TXM COUNT 2, #00H	MOV DATA 0, #0FFH MOV DATA 1, #0FFH MOV DATA 2, #0FFH	MOV CCAP3L, #2CH MOV CCA73H, #02H SETB CR
SWPORT	SOURCE	DATA_2	S_W_TIMER	FULL BIT LOW FULL BIT HIGH		INIT_TXM: MC	¥¥¥	ж ж	, W		NIT_FLAGS:	555	 				SE SE
MACRO ASSEMBLER	LINE	199	201	2002 2003 204 204	202 204 208 208 208 208	209	212 213 213 214	215 216 217	218	2222 2222 2222 22321 24321	224 227 228 228	2331 2331 2331 2331	2222 2333 2334 234 234 234 234 234 234 2	238 239 240	242 243 243 243	2222 245 241 241	249 250 251 252 253
MCS-51 MACRO	LOC OBJ	0057	0049	002C 0002		0036 75815F	0039 75D900 003C 75D800 003F 75F900	75	0048 75A8D8	004B 759850 004E 75CBFF 0051 75CACC 0054 75C834	0057 C203 0059 C20B 005B C213	005D C204 005F C20C 0061 C214	0063 753400 0066 754400 0069 755400	006C 753500 006F 754500 0072 755500	0075 753600 0078 754600 007B 755600	007E 7537FF 0081 7547FF 0084 7557FF	0087 75ED2C 008A 75FD02 008D D2DE



01/01/80 PAGE		MAIN TEST ROUTINE - TRANSMIT BITS	JMP TXM_ON_0 JNB TXM_IN PROGRESS 0, TXM ON 0; Determine if ready to send JNB TXM_IN PROGRESS 1, TXM_ON_1; next, byte, it, e. transmit JNB TXM_IN PROGRESS 2, TXM_ON_2; "mote in progress) JNP MAIN_IXM	CLR TXM START_BIT_0 ; Clear flag from previous INC DATA 0 ; transmission MOV TXM BUF 0, DATA 0 ; Load "SBUF" with data byte MOV TXM FREG 0, TXM BUF 0 ; load "SBUF" with data byte MOV TXM TOORURT 0, #USH 0 ; 8 data bits + 1 stop bit JMP MAIN TXM IN PROGRESS_0	CLR TXM START BIT 1 INC DATA 1 HOV TXM BUF 1, DATA 1 HOV TXM REG-1, TXM BUF 1 HOV TXM COUNT, 1, #09H TXM COUNT, 1, #09H HOW TXM TOWN TXM	CLR TXM START BIT 2 INC DATA 2 MOV TXM BUF 2, DATA 2 MOV TXM REG-2, TXM BUF 2 MOV TXM TXM TXM TXM TYP PROGRESS 2 JMP MAIN_TXM	PCA INTERRUPT ROUTINE - TRANSMIT BITS	PUSH ACC PUSH PSW CLR CCF3 JNB TXM_IN_PROGRESS_0, TRANSMIT_1; Check which channel is JNB TXM_IN_PROGRESS_0, TRANSMIT_1; transmitting	CHANNEL 0	JB TXM_START_BIT_0, TXM_BYTE_0 ; If start bit has been sent, continue transmitting data bits, clr P3.2 ; otherwise transmit seart bit SETB TXM_START_BIT_0 ; Signify start bit sent ; Check next transmit pin
SWPORT	SOURCE	••••	FIRST_TXM: MAIN_TXM:	TXM_ON_0:	TXM_ON_1:	fxm_on_2:		ransmit:	~	TRANSMIT_0:
	LINE	254 255 256	7557 7557 7557 7557 7557 7557 7557 755	00000000000000000000000000000000000000	22222222 22222222 24222222	75575757575757575757575757575757575757	290 291 292 292	00000000000000000000000000000000000000	000 000 000 000	99999999999999999999999999999999999999
MCS-51 MACRO ASSEMBLER	LOC OBJ		008F 02009D 0092 300408 0095 300C16 0098 301424 009B 80F5	009D C203 009F 0537 00A1 853734 00A4 853435 00AA D204 00AC 80E4	00AE C20B 00BU 0547 00B2 854744 00B5 854445 00B8 754609 00BB 020C 00BD 80D3	00BF C213 00C1 0557 00C3 855754 00C6 855455 00C9 755609 00CC D214		0000 C0E0 0002 C0D0 0004 C2DB 0006 30041E		0009 200307 000C C2B2 000E D203 00E0 0200F7





