When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency.
135831 bytes
27052501.pdf
Legal Stuff © 1997 Intel Corporation
