INTEL NAVIGATION HEADER

Designing for Successful Flash Memory Read and Verify Operations

This document describes hardware and software design optimizations used to reduce Vcc and GND transient voltage spikes in embedded applications and PROM programmer applications

97559 bytes
297691_1.pdf


Legal Stuff © 1997 Intel Corporation

Free Web Hosting