[INTEL NAVIGATION HEADER]

80C18xEA Unused Pin Connections

80C186EA (80C188EA) Minimum Circuit Configuration*
Pin NameConnectionPin NameConnection
Vcc**+5V +-10%PCS6:0#N.C.
Vss**GroundT0OUTN.C.
CLKIN2x CPU ClockT1OUTN.C.
OSCOUTN.C if using canned oscillator, connected to crystal otherwiseT0INpulled high
CLKOUTN.C.T1INpulled high
RESIN#reset circuitINT3:0Pulled Low
RESOUTN.CDRQ0pulled low
PDTMRN.C.DRQ1pulled low
NMIpulled lowN.C.No Connect
TEST#/Busypulled high
 
 
S2:0#N.C.
 
 
ARDYpulled high
 
 
SRDYpulled high
 
 
Lock#N.C.
 
 
Holdpulled low
 
 
HLDAN.C.
 
 
MCS3#/NCS#N.C.
 
 
MCS1#/ ERROR#N.C.
 
 
MCS0#/ PEREQN.C.
 
 
MCS2#N.C.
 
 

  • "Minimum circuit" implies a very basic prototype which allows the boot-up of the processor for testing purposes. It is assumed that none of the internal peripherals are being used. If they are to be used, some of the above connections might need to be changed. Pins missing from the table are assumed to be used in the minimum circuit memory interface. Please see the most current data sheet and User's Manual for a full description of each pin.

    Pins specified as "pulled high" or "pulled low" can be strapped instead. Using pull-up or pull-down resistors instead of strapping makes design changes easier and less costly. Typical pull-up or pull-down resistors are 10 Kohms in size. Weak pull-up or pull-down resistors are typically 50 Kohms in size.

    All N.C. pins must remain unconnected.

    **All of the Vcc and Vss pins present on the processor package must be connected to +5V +-10% and Ground respectively.



    Legal Stuff © 1997 Intel Corporation

    Free Web Hosting