[INTEL NAVIGATION HEADER]

80C18xXL Pinout and Packaging Information

80C18xXL Pinout and Packaging Information

Table 4. LCC/PLCC Pin Functions with Location

AD Bus
Bus Control
Processor Control
I/O
Power and Ground
AD017ALE/QS061RES24UCS34VCC9
AD115BHE (RFSH)64RESET57LCS33VCC43
AD213S052X159MCS0/PEREQ38VSS26
AD311S153X258MCS1/ERROR37VSS60
AD48S254CLKOUT56MCS236  
AD56RD/QSMD62TEST/BUSY47MCS3/NPS35  
AD64WR/QS163NMI46PCS025  
AD72ARDY55INT045PCS127  
AD8 (A8)16SRDY49INT1/SELECT44PCS228  
AD9 (A9)14DEN39INT2/INTA042PCS329  
AD10 (A10)12DT/R40INT3/INTA141PCS430  
AD11 (A11)10LOCK48  PCS5/A131  
AD12 (A12)7HOLD50  PCS6/A232  
AD13 (A13)5HLDA51  TMR IN 020  
AD14 (A14)3    TMR IN 121  
AD15 (A15)1    TMR OUT 022  
A16/S368    TMR OUT 123  
A17/S467    DRQ018  
A18/S566    DRQ119  
A19/S665        

NOTE: Pin names in parantheses apply to the 80C188XL.

Table 5. LCC/PGA/PLCC Pin Locations with Pin Names

1AD15 (A15)18DRQ035MCS3/NPS52S0
2AD719DRQ136MCS253S1
3AD14 (A14)20TMR IN 037MCS1/ERROR54S2
4AD621TMR IN 138MCS0/PEREQ55ARDY
5AD13 (A13)22TMR OUT 039DEN56CLKOUT
6AD523TMR OUT 140DT/R57RESET
7AD12 (A12)24RES41INT3/INTA158X2
8AD425PCS042INT2/INTA059X1
9VCC26VSS43VCC60VSS
10AD11 (A11)27PCS144INT1/SELECT61ALE/QS0
11AD328PCS245INT062RD/QSMD
12AD10 (A10)29PCS346NMI63WR/QS1
13AD230PCS447TEST/BUSY64BHE (RFSH)
14AD9 (A9)31PCS5/A148LOCK65A19/S2
15AD132PCS6/A249SRDY66A18/S3
16AD8 (A8)33LCS50HOLD67A17/S4
17AD034UCS51HLDA68A16/S3

Note: Pin names in parentheses apply to the 80C188XL.

Table 6. QFP Pin Functions with Location

AD Bus
Bus Control
Processor Control
I/O
No Connection
Power and Ground
AD064ALE/QS010RES55UCS45NC2VCC33
AD166BHE (RFSH)7RESET18LCS46NC11VCC34
AD268S023X116MCS0/PEREQ39NC14VCC72
AD370S122X217MCS1/ERROR40NC15VCC73
AD474S221CLKOUT19MCS241NC24VSS12
AD576RD/QSMD9TEST/BUSY29PCS3/NPS42NC43VSS13
AD678WR/QS18NMI30PCS054NC44VSS53
AD780ARDY20INT031PCS152NC62  
AD8 (A8)69SRDY27INT1/SELECT32PCS251NC63  
AD9 (A9)67DEN38INT2/INTA36PCS350    
AD10 (A 10)69DT/R37INT3/INTA136PCS449    
AD11 (A11)71LOCK28  PCS5/A148    
AD12 (A12)75HOLD26  PCS6/A247    
AD13 (A13)77HLDA25  TMR IN 059    
AD14 (A14)79    TMR IN 158    
AD15 (A15)1    TMR OUT 059    
A16/S33    TMR OUT 156    
A17/S44    DRQ061    
A18/S55    DRQ160    
A19/S66          

Note: Pin names in parantheses apply to the 80C188XL.

Table 7. QFP Pin Locations with Pin Names

1AD15 (A15)21S241MCS261DRQ0
2NC22S142MCS3/NPS62NC
3A16/S323S043NC63NC
4A17/S424NC44NC64AD0
5A18/S525HLDA45UCS65AD8 (A8)
6A19/S626HOLD46LCS66AD1
7BHE/(RFSH)27SRDY47PCS6/A267AD9 (A9)
8WR/QS128LOCK48PCS5/A168AD2
9RD/QSMD29TEST/BUSY49PCS469AD10 (A10)
10ALE/QS030NMI50PCS370AD3
11NC31INT051PCS271AD11 (A11)
12VCC32INT1/SELECT52PCS172VCC
13VCC33VCC53VCC73VCC
14NC34VCC54PCS074AD4
15NC35INT2/INTA055RES75AD12 (A12)
16X136INT3/INTA156TMR OUT 176AD5
17X237DT/R57TMR OUT 077AD13 (A13)
18RESET38DEN58TMR IN 178AD6
19CLKOUT39MCS0/PEREQ59TMR IN 079AD14 (A14)
20ARDY40MCS1/ERROR60DRQ180AD7

Note: Pin names in parentheses apply to the 80C188XL.

Table 8. SQFP Pin Functions with Location

AD Bus
Bus Control
Processor Control
I/O
No Connection
Power and Ground
AD01ALE/QS029RES73UCS62NC4VCC10
AD13BHE (RFSH)26RESET34LCS63NC25VCC11
AD26S040X132MCS0/PEREQ57NC35VCC20
AD38S139X233MCS1/ERROR58NC55VCC550
AD412S238CLKOUT36MCS259NC72VCC51
AD514RD/QSMD28TEST/BUSY46MCS3/NPS60  VCC61
AD616WR/QS127NMI47PCS071  VSS30
AD718ARDY37INT048PCS169  VSS31
AD8 (A8)2SRDY44INT1/SELECT49PCS268  VSS41
AD9 (A9)5DEN56INT2/INTA052PCS367  VSS70
AD10 (A10)7DT/R54INT3/INTA153PCS466  VSS80
AD11 (A11)9LOCK45  PCS5/A165    
AD12 (A12)13HOLD43  PCS6/A264    
AD13 (A13)15HLDA43  TMR IN 077    
AD14 (A14)17    TMR IN 176    
AD15 (A15)19    TMR OUT 075    
A16/S321    TMR OUT 174    
A17/S422    DRQ079    
A18/S523    DRQ178    
A19/S624          

Note: Pin names in parentheses apply to the 80C188XL.

Table 9. SQFP Pin Locations with Pin Names

1AD021A16/S341VSS61VCC
2AD8 (A8)22A17/S442HLDA62UCS
3AD123A18/S543HOLD63LCS
4NC24A19/S644SRDY64PCS6/A2
5AD9 (A9)25NC45LOCK65PCS5/A1
6AD226BHE (RFSH)46TEST/BUSY66PCS4
7AD10 (A10)27WR/QS147NMI67PCS3
8AD328RD/QSMD48INT068PCS2
9AD11 (A11)29ALE/QS049INT1/SELECT69PCS1
10VCC30VSS50VCC70VSS
11VCC31VSS51VCC71PCS0
12AD432X152INT2/INTA072NC
13AD12 (A12)33X253INT3/INTA173RES
14AD534RESET54DT/R74TMR OUT 1
15AD13 (A13)35NC55NC75TMR OUT 0
16AD636CLKOUT56DEN76TMR IN 1
17AD14 (A14)37ARDY57MCS0/PEREQ77TMR IN 0
18AD738S258MCS1/ERROR78DRQ1
19AD15 (A15)39S159MCS279DRQ0
20VCC40S060MCS3/NPS80VSS

Note: Pin names in parentheses apply to the 80C188XL.

Ceramic Leadless Chip Carrier (JEDEC Type A)

Figure 4. 80C186XL/80CL188XL Pinout Diagrams

Ceramic Pin Grid Array

Note: XXXXXXXXC indicates the Intel FPO number.

Figure 4. 80C186XL/80CL188XL Pinout Diagrams (continued)

Shrink Quad Flat Pack

Note: XXXXXXXXC indicates the Intel FPO number.

Figure 4. 80C186XL/80CL188XL Pinout Diagrams (continued)

Plastic Leaded Chip Carrier

80-Pin Quad Flat Pack (EIAJ)

Note: XXXXXXXXA indicates the Intel FPO number.

Figure 4. 80C186XL/80CL188XL Pinout Diagrams (continued)

Plastic Leaded Chip Carrier Package

Symbol List for Plastic Leaded Chip Carrier Family

Letter or Symbol
Description of Dimensions
AOverall Height: Distance from seating plane to highest point of body
A1Distance from lead shoulder to seating plane
CPSeating plane coplanarity
D/EOverall package dimension
D1/E1Plastic body dimension
D2/E2Footprint
LTLead thickness
NTotal number of leads
NdTotal number of leads on short side
NeTotal number of leads on long side
TCPTweezing coplanarity

Notes: Rectangle Package

  1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
  2. Daturn plane -H- located at top of mode parting line and coincident with top of lead, where lead exits plastics box.
  3. Daturns A-B and -D- to be determined where center leads exit plastic body at daturn plane -H-.
  4. To be determined at seating plane -C-.
  5. Dimensions D1 and E1 do not include mode protrusion.
  6. Pin 1 identifier is located within the defined zine.
  7. These two dimensions determine maximum angle of the lead for certain socket applications. If unit is intended socketed, it is advisable to review these dimensions with the socket supplier.
  8. Nd denotes the number of leads on the two short sides of the package, one of which contains pin #1. Ne denotes the number of leads of the two long sides of the package.
  9. Controlling dimension, inch.
  10. All dimensions and tolerances include lead trim offset and lead plating finish.
  11. Tweezing surface planarity is defined as the furthest any lead on a side may be from the daturn. The daturn is published by touching the outermost lead on that side and parallel to A-B or -D-.

Packaging Family Attributes
CategoryPlastic Leaded Chip Carrier
AcronymPLCC
Lead ConfigurationQuad
Lead Counts28, 32, 44, 52, 68, 84
Lead FinishSolderPlate
Lead Pitch0.50"
Board Assembly TypeSocket and Surface Mount

Notes:

  1. Copper Alloy Leads.
  2. Novalac Body.
  3. Bake and dessicant packaging required.

Family: Plastic Leaded Chip Carrier-Square (mm)
Symbol
52 Lead
68 Lead
84 Lead
Min
Max
Notes
Min
Max
Notes
Min
Max
Notes
A0.1650.180 4.194.83 4.194.83 
A10.0900.120 2.293.05 2.293.05 
D0.7850.795 25.025.3 30.130.4 
D10.750.0756 24.124.3 29.229.4 
D20.6900.730 22.623.6 27.728.7 
E0.7850.795 25.025.3 30.130.4 
E10.7500.756 24.124.3 29.229.4 
E20.6900.730 22.623.6 27.728.7 
N
52
 
68
 
84
 
CP0.0000.004 0.000.10 0.000.10 
TCP0.0000.004 0.000.10 0.000.10 
LT0.0090.015 0.200.36 0.200.36 

Family: Plastic Leaded Chip Carrier-Square (inch)
Symbol
52 Lead
68 Lead
84 Lead
Min
Max
Notes
Min
Max
Notes
Min
Max
Notes
A01.650.180 0.1650.190 0.1650.190 
A10.0900.120 0.0900.120 0.0900.120 
D0.7850.795 0.9850.995 1.1851.195 
D10.7500.756 0.9500.958 1.1501.158 
D20.6900.730 0.8900.930 1.0901.130 
E0.7850.795 0.9850.995 1.1851.195 
E10.7500.756 0.9500.958 1.1501.158 
E20.6900.730 0.8900.930 1.0901.130 
N
52
 
68
 
84
 
CP0.0000.004 0.0000.004 0.0000.004 
TCP0.0000.004 0.0000.004 0.0000.004 
LT0.0090.015 0.0080.014 0.0080.014 


Figure 1. Principal Dimensions and Daturns


Figure 3. Terminal Details


Figure 4A. Standard Package Bottom View (Tooling Option I.)


Figure 4B. Standard Package Bottom View (Tooling Option II.)


Figure 5. Detail J. Terminal Detail


Figure 6. Detail L. Terminal Details

Notes Square Package:

  1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
  2. Daturn plane -H- located at top of mold parting line and coincident with top of lead, where lead exits plastic box.
  3. Daturns D-E and F-G to be determined where center leads exit plastic body at daturn plane -H-.
  4. To be determined at seating plane -C-.
  5. Dimensions D1 and E1 do not include mold protrusion.
  6. Pin 1 identifier is located within one of the two defined zones.
  7. Locations to daturn -A- and -B- to be determined at plane -H-.
  8. These two dimensions determine maximum angle of the lead for certain socket applications. If unit is intended socketed, it is advisable to review these dimensions with the socket supplier.
  9. Controlling dimension, inch.
  10. All dimensions and tolerances include lead trim offset and lead plating finish.
  11. Tweezing surface planarity is defined as the furthest any lead on a side may be from the daturn. The daturn is published by touching the outermost lead on that side and parallel to D-E or F-G.

Ceramic Pin Grid Array Package

Symbol List for Ceramic Pin Grid Array Family

Letter or Symbol
Description of Dimensions
ADistance from seating plane to highest point of body
A1Distance between seating plane and base plane
A2Distance from base plane to highest point of body
A3Distance from seating plane to bottom of body
A4Heat spreader thickness
BDiameter of terminal lead pin
DLargest overall package dimension of length
D1A body length dimension, outer lead center to outer lead center
D2Head spreader length and width
e1Linear spacing between true lead position centerlines
LDistance from seating plane to end of lead
S1Other body dimension, outer lead center to edge of body

Notes:

  1. Controlling dimension: millimeter.
  2. Dimesion "e1" ("e") is non-cumulative.
  3. Seating plane (standoff) is defined by P.C. board hole size: 0.0415-0.0430 inch.
  4. Dimensions "B", "B1" and "C" are normal.
  5. Details of Pin 1 identifier are optional.

Packaging Family Attributes
CategoryCeramic Pin Grid Array
AcronymC-PGA or PGA
Lead ConfigurationArray
Lead Counts68, 88, 132, 168-208, 240-280, 272-320
Lead FinishGold Plate, 60 Microinches of Gold over 100-350 Microinches of Nickel Plate
Lead MaterialKovar or Alloy 42
Lead Braze MaterialCopper/Silver Eutectic
Lead Pitch0.100"
Board Assembly TypeSocket and Insertion Mount

Notes:

  1. Alloy 42 or Kovar Leads.
  2. Multilayer Co-Fired Ceramic Body.
  3. 240-280 has variable pin count.

68 Lead Ceramic Pin Grid Array Package

Family: Ceramic Pin Grid Array Package (Cavity Up)
Symbol
Milimeters
Inches
Min
Max
Notes
Min
Max
Notes
A4.065.21EPROM Lid0.1600.205EPROM Lid
A3.304.32Solid Lid0.1300.170Solid Lid
A11.141.40 0.0450.055 
A22.163.18Solid Lid0.0850.125Solid Lid
A22.673.94EPROM Lid0.1050.155EPROM Lid
B0.430.51 0.0170.020 
D28.9629.97 1.1401.180 
D125.2725.53 0.9951.005 
e12.292.79 0.0900.110 
L2.543.30 0.1000.130 
N
68
68
S11.272.54 0.0500.100 

Ceramic Leadless Chip Carrier

Symbol List for Ceramic Leadless Chip Carrier Family

Letter or Symbol
Description of Dimensions
AThickness of base body
A1Total package height
A2Distance from base body to highest point of body (lid)
BWidth of terminal lead pin
DLargest overall package dimension of length
D1,E1A body length dimension, corner cutout to corner cutout or end lead center to end lead center
D2,E2A body length dimension, end lead center to end lead center
D3,E3A body length dimension, corner cutout to index corner cutout
D4,E4Ceramic body fixture
ELargest overall package dimension of width
eLinear spacing
e1Linear spacing between edges of tur elead positions (of corner terminal lead pads) lead corner to lead corner
hDepth of major index feature
jWidth of minor index feature
LDistance from package edge to end of effective pad
NThe total number of potentially useable lead positions
R1Inner notch radius

Notes:

  1. Controlling dimension: millimeter.
  2. Dimension "e1" ("e") is non-cumulative.
  3. Seating plane (standoff) is defined by PC board hole size: 0.0415-0.430 inch.
  4. Dimensions "B", "B1" and "C" are normal.
  5. Corner configuration optional.

Packaging Family Attributes
CategoryCeramic Leadless Chip Carrier
AcronymLCC
Lead ConfigurationN/A
Lead Counts18, 20, 28, 32, 44, 68
Lead FinishGold Plate
Lead Pitch0.050"
Board Assembly TypeSocket and Surface Mount

Notes:

  1. 68L not certified for Surface Mount, must be socketed.
  2. Multilayer Co-Fired Ceramic Body.

68 Ceramic Leadless Chip Carrier Variation: Die Down

Family: Ceramic Leadless Chip Carrier
Symbol
Millimeters
Inches
Min
Max
Notes
Min
Max
Notes
A1.371.68 0.0540.066 
A12.162.72 0.0850.107 
B0.840.99Typical0.0330.039Typical
D23.8824.38 0.9400.960 
D121.3921.39 0.8420.858 
D2
20.32
Reference
0.800
Reference
D3
21.92
Reference
0.863
Reference
D416.7617.27 0.6600.680 
E23.8824.38 0.9400.960 
E121.3921.79 0.8420.858 
E2
20.32
Reference
0.800
Reference
E3
21.92
Reference
0.863
Reference
E416.7617.27 0.6600.680 
e1.041.50Typical0.0410.059Typical
L0.94  0.037  
N
68
68
R1 0.25  0.010 

Quad Flatpack Package

Symbol List for Quad Flatpack Family

Letter or Symbol
Description of Dimensions
NLead Count
AOverall Height
A1Stand Off
AAALead True Position
BLead Width
CLead Thickness
DTerminal Dimension
D1Body Package
ETerminal Dimension
E1Body Package
e1Lead Pitch
L1Foot Length
TLead Angle
YCoplanarity

Note: Not all packages are available with all products. Contact local FSE for further package information.

Packaging Family Attributes
CategoryQuad Flatpack
AcronymQFP, SQFP, TQFP
Lead ConfigurationQuad
Lead CountsQFP 44, 48; 64, 80, 100, 128, 160 - SQFP 80, 100; 208 - TQFP 144, 176
Lead FinishSolderPlate
Lead Pitch0.5, 0.65, 0.8 mm
Board Assembly TypeSocket and Surface Mount

Note:

  1. QFP - Alloy 42/copper on some lead frames. SQFP/TQFP copper lead frames only.
  2. Novalac body.
  3. Not all packages are available with all products. Contact local FSE for further package information.

Shrink Quad Flatpack
SymbolDescriptionMinNomMaxMinNomMaxMinMax
NLead Count
80
100
208
AOverall Height  1.66  1.663.253.75
A1Stand Off0.00  0.00  00.30
bLead Width0.140.200.260.140.200.260.140.26
cLead Thickness0.1170.1270.1770.1170.1270.1770.1500.188
DTerminal Dimension13.7014.0014.3015.7016.016.3030.231.0
D1Package Body 12.0  14.0 27.928.1
ETerminal Dimension13.7014.014.3015.7016.0016.3030.231.0
E1Package Body 12.0  14.0 27.928.1
e1Lead Pitch0.400.500.600.400.500.600.400.60
L1Foot Length0.350.500.700.300.500.700.300.70
TLead Angle 0.0" 10.0"0.0" 10.0"0.0"10.0"
YCoplanarity  0.10  0.10
0.1

Thin Quad Flatpack
SymbolDescriptionMinMaxMinMax
NLead Count
144
176
AOverall Height1.31.71.31.7
A1Stand Off00.2000.20
bLead Width0.160.280.160.28
cLead Thickness0.1220.1600.1220.160
DTerminal Dimension21.622.425.626.4
D1Package Body19.920.123.924.1
ETerminal Dimension21.622.425.626.4
E1Package Body19.920.123.924.1
e1Lead Pitch0.400.600.400.60
L1Foot Length0.400.800.400.80
TLead Angle0.0"10.0"0.0"10.0"
YCoplanarity
0.1
0.1

Note:

  1. Dimensions are in millimeters.


Figure 3. Principle Dimensions and Data for QFP (Rectangular) Packages

Quad Flatpack (Rectangular Packages)
SymbolDescriptionMinNomMaxMinNomMax
NLead Count
80
100
AOverall Height  3.15  3.15
A1Stand Off0.00  0.00  
bLead Width0.250.350.450.200.300.40
cLead Thickness0.100.150.200.100.150.20
DTerminal Dimension17.517.918.317.517.918.3
D1Package Body 14.0  14.0 
ETeminal Dimension23.523.924.323.523.924.3
E1Package Body 20.0  20.0 
e1Lead Pitch0.650.800.950.530.650.77
L1Foot Length0.600.801.000.600.801.00
TLead Angle0.0" 10.0"0.0" 10.0"
YCoplanarity  0.10  0.10



Legal Stuff © 1997 Intel Corporation

Free Web Hosting