[INTEL NAVIGATION HEADER]

AB-35 DRAM Refresh/Control with the 80186/80188

In many low-cost 80186/80188 designs, dynamic memory offers an excellent cost/performance advantage. However, DRAM interfacing is often complicated by the need to perform memory refreshing. This application brief describes how to use the Timer and DMA functionality of the 80186/80188 to perform memory refresh.


27052402.PDF 210746 bytes
27052402.pdf



Legal Stuff © 1997 Intel Corporation

Free Web Hosting