[INTEL NAVIGATION HEADER]


Designing for Successful Flash Memory Read and Verify Operations

This document describes hardware and software design optimizations used to reduce Vcc and GND transient voltage spikes in embedded applications and PROM programmer applications


File Name/Size:
297691_1.pdf
97559 bytes
Download From:
Developers' Insight CD-ROM


Legal Stuff © 1997 Intel Corporation
Free Web Hosting