[INTEL NAVIGATION HEADER]

First Generation 2 Mb
High Value 16 Mb
High Value 32 Mb
High Value 4 Mb
High Value 8 Mb
High Integration 1Mb
High Integration 2Mb
High Integration 4Mb
High Integration 8Mb
High Performance 16Mb">

AP-630 Designing for On-Board Programming Using the IEEE 1149.1 (JTAG) Access Port

This document provides information on an alternative OBP method for small form factor PCB applications. You will learn about using the Joint Test Action Group Test Access Port (JTAG TAP) to perform OBP. This application note provides details about the following topics:

  • What is JTAG?
  • Why use the JTAG TAP to program flash memory?
  • JTAG programming performance
  • Design considerations
  • Programming strategies
  • Vendor references


    File Name/Size:
    29218602.pdf
    116816 bytes
    Download From:
    Developers' Insight CD-ROM


    Legal Stuff © 1997 Intel Corporation
    Free Web Hosting