

# AP-625 APPLICATION NOTE

# 28F008SC Compatibility with 28F008SA

KEN MC KEE TECHNICAL MARKETING ENGINEER

March 1996

Order Number: 292180-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

\*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996

CG-041493



#### 1.0 INTRODUCTION

The 28F008SC is the first SmartVoltage technology device to be added to Intel's x8 FlashFile<sup>TM</sup> memory family. Since its architecture evolved from the 28F008SA, it maintains compatibility, enabling a smooth migration from the 28F008SA to 28F008SC.

The 28F008SC SmartVoltage FlashFile memory provides new enhancements that help reduce system cost and improve system code/data security and performance, such as:

- Enhanced Suspend Operations
- · Flexible Block Locking Scheme
- SmartVoltage Technology

This application note is divided into three major sections: software compatibility, hardware compatibility and specification differences. These sections will highlight enhancements and differences between the 28F008SC and 28F008SA. The low voltage memories, the 28F008SC-L and 28F008SA-L, will also be discussed.

#### 2.0 SOFTWARE COMPATIBILITY

The 28F008SC is software compatible with the 28F008SA. Just as the Pentium® processor can execute software developed specifically for the Intel486™ microprocessor, software written for the 28F008SA will work with the 28F008SC, assuming it supports the 28F008SC's device code. In addition, the 28F008SC enhances the 28F008SA command set, by supplying a superset of software commands. These new and enhanced commands enable a superior level of system data security, flexibility, and performance.

#### 2.1 Command Superset

The superset of commands provides both enhancements and new feature support to the 28F008SA command-set architecture. The enhancements expand upon the suspend capability and improve suspend latency delays. New additions enable a flexible block locking scheme.

Use of these commands listed in Table 1 is optional. Depending upon application requirements, the 28F008SA command set may provide sufficient flexibility and support.

Table 1. Enhanced and New Commands Added to the 28F008SC Command-Set Architecture

Command	Enhanced	New
Intelligent Identifier	~	
Block Erase Suspend	~	
Byte Write Suspend		~
Set Block Lock-Bit		~
Set Master Lock-Bit		~
Clear Block Lock-Bits		<b>V</b>

### 2.1.1 ENHANCED INTELLIGENT IDENTIFIER OPERATION

The 28F008SC extends the capability of the Intelligent Identifier command (90H) by providing access to more internal device information. Therefore, the command is renamed Read Identifier Codes command (90H). It provides access to the manufacture and device codes like the 28F008SA. The command also enables access to individual block lock configuration codes for each block and master lock configuration code information as shown in Figure 1. The lock configuration information is pertinent to applications that choose to implement the 28F008SC's block locking feature.

Because of the enhanced and new commands, the 28F008SC, 28F008SA and 28F008SA-L do not share the same device code. This difference allows for software component identification. System software can read the device code and select the appropriate algorithms for the given component.

Table 2. Device Codes for the 8-Mbit FlashFile™ Memory Family

Device	Device Code (Hex)
28F008SA-L	A1
28F008SA	A2
28F008SC & 28F008SC-L	A6






Figure 1. 28F008SC's Device Identifier Code Memory Map

#### 2.1.2 ENHANCED SUSPEND OPERATIONS

The 28F008SA supports erase suspend to read. The 28F008SC embellishes the suspend capability by supporting a variety of options and improving the suspend latency delay. The 28F008SC supports these suspend operations:

- Byte Write Suspend to Read
- Erase Suspend to Read and Byte Write

The Byte Write Suspend command allows byte write interruption to read data in other bytes of memory. Status register bit SR.2 informs the system of the byte write suspend status.

The Erase Suspend command allows block erase interruption to read or byte write data in another block of memory. The byte write operation can be suspended using the Byte Write Suspend command during an erase suspend state, as well.

#### 2.1.3 NEW BLOCK LOCKING CAPABILITY

Enhancing the 28F008SA's code/data protection mechanisms, the 28F008SC incorporates an additional security feature: individual block locking. Its usage is optional and versatile, enabling many different levels of protection.

Individual block locking uses a combination of bits to lock and unlock blocks:

- Sixteen block lock-bits that gate block erase and byte write operations.
- A master lock-bit that gates modification of block lock-bits.

A block lock-bit is assigned to each of the sixteen 64-Kbyte blocks. These bits are configured by using the Set and Clear Block Lock-Bit commands. The Clear Block Lock-Bits command unlocks all sixteen blocks by simultaneously clearing all the block lock-bits. When a block lock-bit is set, it disables all block erase and byte write operations to that block. High voltage (V<sub>HH</sub>) on RP# overrides the block lock-bits, permitting erase and byte write operations.



The master lock-bit is set using a combination of software and hardware. Using the Set Master Lock-Bit command sequence in conjunction with RP# =  $V_{HH}$  sets the master lock-bit. Once set, the master lock-bit cannot be cleared (only temporarily overridden when RP# =  $V_{HH}$ ). If the Set Master Lock-Bit command sequence is attempted with RP# =  $V_{IH}$ , the operation fails.

When the master lock-bit is not set, individual block lock-bits can be set and cleared using the Set and Clear Block Lock-Bit command sequences. After the master lock-bit is set, subsequent setting and clearing of block lock-bits require both a software command sequence and  $V_{HH}$  on the RP# pin as shown in Table 3. If a Set or Clear Block Lock-Bit command is attempted with the master lock-bit set and  $RP\#=V_{IH}$ , the operation will fail.

With a good understanding of the 28F008SC's block locking scheme, the proper implementation can be selected for your design. In many cases, the block locking option may not be required. The 28F008SA protection mechanisms, dedicated VPP, VLKO, and two command sequence, provide sufficient protection. On the other hand, applications that value this new feature may elect to lock individual blocks in a programmer or insystem. Using a PROM programmer, critical system boot code that will not require modification can be permanently locked. This assumes that the system can't apply VHH to RP# to unlock blocks. If in-system block locking and unlocking is required, the system must control high voltage on the RP# pin—only when the master lock-bit is locked.

Table 3. 28F008SC's Optional Block Locking Protection Combinations

Operation	Master Lock-Bit	Block Lock-Bit	RP#	Effect
Block Erase or Byte Write		0	V <sub>IH</sub> or V <sub>HH</sub>	Block is Unlocked. Block Erase and Byte Write Enabled
	Х	1	$V_{IH}$	Block is Locked. Byte Write and Erase Disabled
			V <sub>HH</sub>	Block Lock-Bit Override. Block Erase and Byte Write Enabled
Set Block	0	Х	V <sub>IH</sub> or V <sub>HH</sub>	Set Block Lock-Bit Enabled
Lock-Bit	1	Х	$V_{IH}$	Master Lock-Bit is Set, Set Block Lock-Bit Disabled
			$V_{HH}$	Master Lock-Bit Override, Set Block Lock-Bit Enabled
Set Master	Х	Х	V <sub>IH</sub>	Set Master Lock-Bit Disabled
Lock-Bit			$V_{HH}$	Set Master Lock-Bit Enabled
Clear Block	0	Х	V <sub>IH</sub> or V <sub>HH</sub>	Clear Block Lock-Bit Enabled
Lock-Bits	1	Х	ViH	Master Lock-Bit is Set, Clear Block Lock-Bits Disabled
			V <sub>HH</sub>	Master Lock-Bit Override, Clear Block Lock-Bit Enabled



Table 4. 28F008SC Status Register Definition, Highlighting New Additions: SR.2 and SR.1

	0. 00000	Guaras reg.		.,	<u> </u>		
WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS

1 = Ready 0 = Busy

SR.6 = ERASE SUSPEND STATUS

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = ERASE AND CLEAR LOCK-BITS STATUS

1 = Error in Block Erasure or Clear Lock-Bits

0 = Successful Block Erase or Clear Lock-Bits

SR.4 = BYTE WRITE AND SET LOCK-BIT STATUS

1 = Error in Byte Write or Set Block/Master Lock-Bit

0 = Successful Byte Write or Set Block/Master Lock-Bit

 $SR.3 = V_{PP} STATUS$ 

= V<sub>PP</sub> Low Detect, Operation Abort

 $0 = V_{PP} OK$ 

SR.2 = BYTE WRITE SUSPEND STATUS

1 = Byte Write Suspended

0 = Byte Write in Progress/Completed

SR.1 = DEVICE PROTECT STATUS

= Block Lock-Bit, Master Lock-Bit and/or

RP# Lock Detected, Operation Abort

0 = Unlock

SR.0 = RESERVED FOR FUTURE

**ENHANCEMENTS** 

#### NOTES:

Check RY/BY# or SR.7 to determine block erase, byte write, or lock-bit configuration completion SR.6-0 are invalid while SR.7 = "0."

If both SR.5 and SR.4 are "1"s after a block erase or lock-bit configuration attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of \pp level. The WSM interrogates and indicates the \pp level only after Block Erase, Byte Write, Sel Block/Master Lock-Bit, or Clear Block Lock-Bits command sequences. SR.3 is not guaranteed to reports accurate feedback only when \text{VpP} = \text{VpPH1/2/3}.

SR.1 does not provide a continuous indication o master and block lock-bit values. The WSM interrogates the master lock-bit, block lock-bit, anc RP# only after Block Erase, Byte Write, or Lock-Bit configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set, master lock-bit is set, and/or RP# is not V<sub>HH</sub>. Reading the block lock and master lock configuration codes after writing the Read Identifie Codes command indicates master and block lock-bit status.

SR.2 and SR.1 are RESERVED bits on the 28F008SA

#### 2.2 Status Register

The 28F008SC and 28F008SA share a compatible status register definition. The 28F008SC, however, expands the status register definition to enable support for its new features. It furnishes additional system feedback

by introducing two new status register bits for byte write suspend and device data protection notification. These bits, SR.2 and SR.1, were previously reserved for future use in the 28F008SA status register definition. Code written for the 28F008SA should mask these two bits when polling the status register.



#### 3.0 HARDWARE COMPATIBILITY

Like the 28F008SA, the 28F008SC is available in 40-lead standard TSOP and 44-lead PSOP packages and is pinout compatible, which paves the way for a smooth migration to the 28F008SC. The following three sections address hardware upgrade concerns.

- Package Offerings
- SmartVoltage Technology
- RP# Control

#### 3.1 Package Offerings

The 28F008SC does not implement the reverse-pinout 40-lead TSOP configuration. It will be available in the standard 40-TSOP and 44-lead PSOP packages. The small form factor of the standard TSOP package coupled with advance PCB layout tools enable very compact layouts. Using standard packages, a high-density flash array as compact as the serpentine layout is achievable.

#### 3.2 Taking Advantage of SmartVoltage Technology

The 28F008SC provides system designers with several  $V_{CC}$  and  $V_{PP}$  options to meet various system performance and power expectations.

Table 5. V<sub>CC</sub> and V<sub>PP</sub> Operational Combinations Offered by SmartVoltage Technology

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
2.7V(1)	_
3.3V	3.3V, 5.0V and 12V
5.0V	5.0V and 12V

#### NOTE:

 Valid only for the 28F008SC-L. Block erase, byte write, and lock-bit configuration with V<sub>CC</sub> < 3.0V should not be attempted.

As the  $V_{PP}$  voltage decreases, flash memory's program/erase performance decreases. The 28F008SC therefore, retains the 12V  $V_{PP}$  option for applications that require high program/erase performance. The 12V  $V_{PP}$  option also maintains compatibility with the 28F008SA. New designs that do not require high write/erase performance may elect to utilize a  $V_{PP}$  voltage equivalent to  $V_{CC}$ . Designs that plan to use the

28F008SC in the future can implement a flexible V<sub>PP</sub> option, as shown in Figure 2. This implementation provides connection to 12V V<sub>PP</sub> for the 28F008SA today and lower voltages for the 28F008SC in the future. A lower V<sub>PP</sub> voltage allows the 12V converter and associated circuitry that is sometimes needs to generate a high programming voltage to be eliminated to lower system cost and component count.




Figure 2. Flexible VPP Voltage Design

## 3.3 Optional High Voltage Control on RP#

If high voltage control is necessary to permit in-system block locking and unlocking, the system must have a way to elevate the RP# voltage to  $V_{\rm HH}$ . High voltage on RP# allows block locking and unlocking when the master lock-bit is unlocked. Figure 3 shows a two MOSFET configuration that switches voltage between 0V, +5V, and +12V when inputs Reset# and Unlock# are driven to CMOS levels.




Figure 3. Optional High Voltage Control on RP#



#### 4.0 SPECIFICATION DIFFERENCES

The 28F008SC is compatible with the 28F008SA. Some specification differences exist between the two products due to different circuit designs and process technology.

#### NOTE:

During migration to the  $0.4\mu$  process, specifications may vary. When silicon characterization is completed, an update will be published.

#### Address Transition Detection (ATD)

New circuitry called Address Transition Detection (ATD) is built into the 28F008SC. This circuitry enables an Automatic Power Saving (APS) feature and improves access time. APS substantially reduces the active current when the device is in a static mode of operation (addresses not switching).

ATD circuitry detects address transitions on the device's inputs and automatically generates an internal signal that starts a read access. ATD has been integrated into many flash memory components but is new to the 8-Mbit FlashFile memories. Key items to verify in your system design include:

- Glitches on CE# & Address Lines
- Input Signal Rise/Fall Time
- Floating Address Lines

When the device is selected (CE# = "0"), all addresses should be driven to a valid state. Also, it is imperative that all input signal transition times be <10 ns to prevent higher power consumption or inconsistent device operation. This specification is similar to that stated in all other flash memory datasheet test configuration conditions.

#### 4.1 DC Characteristics

Tables 6 and 7 compare the 28F008SC DC specifications to the 28F008SA and 28F008SA-L. Notice that  $V_{PPLK}$  is lower. Designs that switch  $V_{PP}$  off during normal operations to prevent unwanted data alteration should make sure that the  $V_{PP}$  voltage transitions to GND.

Table 6. DC Specification Differences between the 28F008SA and 28F008SC at 5W<sub>CC</sub>

		28F0	08SA	28F008SC			
Sym	Parameter	Тур	Max	Тур	Max	Unit	Test Condition
ICCD	V <sub>CC</sub> Deep Power-Down Current		1.2		10	μΑ	$RP\# = GND \pm 0.2V$ $I_{OUT} (RY/BY\#) = 0 \text{ mA}$
V <sub>PPLK</sub>	V <sub>PP</sub> during Normal Operations	0	6.5	0	1.5	V	

Table 7. DC Specification Differences between the 28F008SA-L and 28F008SC at  $3.3W_{\text{CC}}$ 

		28F00	8SA-L	28F008SC			
Sym	Parameter	Тур	Max	Тур	Max	Unit	Test Condition
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current		1.2		10	μΑ	$RP\# = GND \pm 0.2V$ $I_{OUT} (RY/BY\#) = 0 \text{ mA}$
V <sub>PPLK</sub>	V <sub>PP</sub> during Normal Operations	0	6.5	0	1.5	V	



#### 4.2 AC Characteristics

The 28F008SC significantly improves  $t_{GHQZ}$  at 3.3V and 5V  $V_{CC}$ . This improvement eases high speed designs and improves processor compatibility. In addition, 3.3V  $V_{CC}$  read performance over the 28F008SA-L is significantly improved. Tables 9 and 10 compare the 28F008SC's read and write performance to the 28F008SA-L.

The 28F008SC's optional block locking capability may require high voltage control of RP# to lock and unlock blocks. If so, the applied V<sub>HH</sub> voltage must be present

tpHHWH before initiating a set or clear lock-bit command and held valid throughout the operation.

#### 5.0 CONCLUSION

This application note outlined differences and design issues to consider when upgrading from the 28F008SA to 28F008SC. Consult reference documentation for a more complete understanding of compatibility and device capabilities. Please contact your local Intel or distribution sales office for more information on Intel's flash memory products.

Table 8. AC Read Specification Differences between the 28F008SA and 28F008SC at 5Wcc

	Versions 28F008SA-85		SA-85/90	28F008	SC-85/90	28F008SC-120		
Sym	Parameter	Min	Max	Min	Max	Min	Max	Unit
tghqz	OE# High to Output in High Z		30		10		15	ns

Table 9. AC Read Specification Differences between the 28F008SA-L and 28F008SC at 3.3W<sub>CC</sub>

	Versions	28F008	SA-L200	28F008	SC-120	28F008		
Sym	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	Read Cycle Time	200		120		150		ns
t <sub>AVQV</sub>	Address to Output Delay		200		120		150	ns
t <sub>ELQV</sub>	CE# to Output Delay		200		120		150	ns
t <sub>PHQV</sub>	RP# High to Output Delay		500		600		600	ns
t <sub>GLQV</sub>	OE# to Output Delay		85		50		55	ns
t <sub>GHQZ</sub>	OE# High to Output in High Z		30		20		25	ns

Table 10. AC Write Specification Differences between the 28F008SA-L and 28F008SC at 3.3W<sub>CC</sub>

ıa	Table 10. Ac write opecification billerences between the 201 0000A-L and 201 0000C at 3.544CC								
	Versions	28F008	SA-L200	28F008SC-120		28F008SC-150			
Sym	Parameter	Min	Max	Min	Max	Min	Max	Unit	
t <sub>AVAV</sub>	Write Cycle Time	200		120		150		ns	
t <sub>ELWL</sub>	CE# Setup to WE# Going Low	20		10		10		ns	
t <sub>WLWH</sub>	WE# Pulse Width	60		50		50		ns	
t <sub>AVWH</sub>	Address Setup to WE#/CE# Going High	60		50		50		ns	
t <sub>DVWH</sub>	Data Setup to WE#/CE# Going High	60		50		50		ns	



#### 6.0 ADDITIONAL INFORMATION (1,2)

Order Number	Document/Tool
290577	28F008SC Datasheet
290576	28F008SC-L Datasheet
290429	28F008SA Datasheet
290435	28F008SA-L Datasheet
292094	AP-359, "28F008SA Hardware Interfacing"
292099	AP-364, "28F008SA Automation and Algorithms"
292182	AP-627, "28F008SA & 28F008SC Software Drivers"
Contact Intel/Distribution Sales Office	28F008SC and 28F008SC-L TimingDesigner* Files
Contact Intel/Distribution Sales Office	28F008SC and 28F008SC-L Schematic Symbols
Contact Intel/Distribution Sales Office	28F008SC and 28F008SC-L Functional Models
Contact Intel/Distribution Sales Office	28F008SC and 28F008SC-L iBIS Models

#### NOTE:

- Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
- 2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.

#### 7.0 REVISION HISTORY

Number	Description
001	Original Version