S44XX Clock Generators

- Generate Multiple TTL Clock
 Outputs From 20 MHz to 80 MHz
- Controlled Edge Rate TTL Outputs Have Less Than 400 ps of Skew
- Support Clock Doubling, Dividing, Invert and Lead/Lag Functions
- Internal Phase Locked Loop (PLL)
 With VCO Operating at 160 to 320
 MHz

System design based on the i960° microprocessor often requires multiple frequencies or phases of the reference clock to maintain optimum speed while minimizing the effects of skew, bus timing and EMI. AMCC has developed the S44XX family of clock generators to assist highperformance designers in the generation and synchronization of multiple clocks in their system.

The S4402 and S4403 devices provide up to six and 10 outputs, respectively, which can be configured to provide 21 different phase and frequency relationships. Each has an on-chip Phase Locked Loop (PLL), which is used to generate TTL outputs from 10-80 MHz when locked to a reference frequency between 20 and 80 MHz. Each output is guaranteed to be skewed £ 400 ps from any other output. The outputs can be programmed using a bank of control pins to produce signals that are 2x or 1/2x the "primary" output frequency. The output phase can also be modified to generate leading or lagging clocks.

The S4405 is functionally equivalent to the S4403 with the addition of 5 V positive-referenced differential ECL (PECL) input and one differential PECL output. This device is ideal for systems based on the i960® microprocessor that use a high-speed, low noise PECL backplane.

The S4406 provides 12 TTL outputs grouped as four banks of three outputs. Each bank can be individually programmed to generate outputs at 2x, 1/2x

P/N	Description	input Helerense	No.	Турс	Max. O/P Freq.
G4405	Valligh are Clock Generator	ווד	6	<u>_</u>	11:1
8448	Vallightage Clock Generator	TII	10	· 	Ų:I
8409	Vulliphitse 2 pe i Generator w/PEO 150	гестан	¢	-Lát	90 150
8-406	Coereinano ein Saky Adjie hva t	TII	- 2		65
84301	Cleek Vultiplica	TTI	2	-	130
8-508	Diee - Synthesizer	XTAI	5	2001	00 000
Sall Mode	0.0% (Clack Centeration with Boley Adj. 5. hydri	LVIIE	12	IV-TI	80

or 1x the primary output frequency. The banks can also be configured to lead or lag the phase of the other outputs.

PROCESSORS SUPPORTED: i960® Processor Family

AVAILABILITY:

Production quantities available now

CONTACT:

Applied Micro Circuits Corporation

6195 Lusk Blvd.

San Diego, CA 92121-2793 Phone: (800) 755-2622

FAX: (619) 450-9885 e-mail: ctpr@amcc.com

For international contacts see Appendix B.

